## Exercise 7K

## Design and Prototyping of a SwitchedMode Power Converter Buck DC Converter

## Contents

A Course Introduction ..... 7

1. Electronic circuit components ..... 7
1.1. Selected electronic components ..... 7
2. Printed Prototype Circuit Boards ..... 11
2.1. Universal printed circuit boards ..... 11
2.1.a. Board structure ..... 11
2.1.b. Circuit design ..... 12
2.2. Using the worksheet and design example ..... 15
2.2.a. Design support worksheet ..... 15
2.2.b. Circuit for the design example ..... 15
2.2.c. Preparation for design ..... 16
2.2.d. Component placement and connection planning ..... 17
2.2.e. Design verification and improvement ..... 22
B Exercise Introduction ..... 25
3. Exercise Aim and Plan ..... 25
4. DC/DC Converters ..... 27
4.1. Recommended reading. ..... 27
4.2. Switch-mode control ..... 28
5. Buck Converter ..... 31
5.1. Recommended reading ..... 31
5.2. Buck converter passive components ..... 32
5.2.a. Obtaining a continuous current flow with an inductor ..... 32
5.2.b. Analytical description of the inductor's operation ..... 32
5.2.c. Minimising voltage ripple using a capacitor. ..... 35
5.2.d. Analytical description of the capacitor's operation ..... 36
5.3. Electrical quantity parameters ..... 38
5.3.a. Ripple factor ..... 38
5.3.b. Mathematical description of the capacitor current waveform ..... 38
5.3.c. Capacitor rms current ..... 39
5.4. Electrical quantities at the converter's input ..... 41
5.4.a. Input current ..... 41
5.4.b. Input capacitor current waveform ..... 42
5.4.c. Input capacitor voltage ripple and rms current ..... 43
5.5. Energy-based approach to converter analysis ..... 44
5.5.a. Average input power ..... 44
5.5.b. Relation of voltage conversion ratio to efficiency ..... 44
5.5.c. The impact of power loss on the current input ..... 45
6. Pulse wave generator. ..... 47
6.1. Recommended reading ..... 47
6.2. Modified configuration ..... 48
6.2.a. Basic astable configuration using a potentiometer ..... 48
6.2.b. Improved astable configuration ..... 49
6.2.c. Application circuit ..... 50
6.2.d. Current consumption ..... 51
7. Thermal Phenomena in Semiconductor Devices. ..... 53
7.1. Recommended reading ..... 53
8. VDMOS Safe Operation. ..... 55
8.1. Recommended reading ..... 55
C Design ..... 57
9. Electronic design ..... 57
9.1. Practical circuit ..... 57
9.1.a. Transistor drive. ..... 57
9.1.b. Detailed practical schematic diagram and functional blocks ..... 58
9.1.c. Gate-source resistor. .....  59
10. Printed Circuit Board Design ..... 61
10.1. General assumptions ..... 61
10.1.a. Electrical connection schematic of the board ..... 61
10.1.b. Universal printed circuit board used ..... 62
10.2. The real character of electrical connections ..... 69
10.2.a. Effect of physical connections on circuit operation ..... 69
10.2.b. Representation in schematics ..... 69
10.2.c. Specific requirements for connections ..... 70
10.3. Design realisation ..... 71
10.3.a. Approach and tools ..... 71
10.3.b. Physical limitations ..... 71
10.3.c. Design for universal board assembly ..... 72
E Information ..... 73
11. Required Knowledge ..... 73
11.1. Prerequisites ..... 73
11.2. Test scope ..... 73
12. References ..... 75

## Figures

Fig. 1. Electronic components .....  8
Fig. 2. Single sided universal PCB with pre-connected solder pads ..... 12
Fig. 3. Schematic of the circuit used in the design example ..... 15
Fig. 4. Board and components for the design example ..... 17
Fig. 5. Solder pads and pre-manufactured connections image defined in the spreadsheet Płytka ..... 17
Fig. 6. Board design process ..... 18
Fig. 7. The example circuit assembled and operating ..... 23
Fig. 8. Final image of the universal board obtained in the design example. .....  .24
Fig. 9. Work flow diagram of a circuit design and prototyping engineer. ..... 26
Fig. 10. Pulse wave and its basic parameters: (a) the ideal waveform; (b) a waveform with finite edge steepness ..... 28
Fig. 11. Buck converter circuit:(a) with only the inductor;(b) with the capacitor added ..... 33
Fig. 12. Reduced circuit topology of Fig. 11(a):(a) during sub-interval 1;b) during sub-interval 2 ..... 33
Fig. 13. Output current waveform:(a) without an inductor;(b) with an inductor (Fig. 11a) of small inductance $\left(\tau \ll T_{s}\right)$; (c) with an inductor if large inductance $\left(\tau \approx \mathrm{T}_{\mathrm{s}}\right)$. ..... 34
Fig. 14. Buck converter input circuit including the impedance of the source and an input capacitor ..... 42
Fig. 15. Schematic of the 555 timer integrated circuit showing the external component connections with the optional diode ..... 49
Fig. 16. Modified buck converter circuit schematic with transistor drive referenced to the ground of the source ..... 58
Fig. 17. Complete electrical schematic of the buck converter including its control circuit ..... 59
Fig. 18. A simplified image of conducting trace and solder pads layout for the UM-8 board ..... 62
Fig. 19. Complete electrical schematic of the circuit's board ..... 63

## Tables

Table 1. Lead arrangement and case outline for the components used in the design example. ..... 16
Table 2. Required component list for assembling the circuit. .....  .64

Course Introduction

## 1. Electronic circuit components

### 1.1. Selected electronic components

Fig. 1 presents photographs of selected typical electronic components of the kinds that will be used in the circuit to be designed and assembled in this exercise.
(a)

(b)


$$
\begin{aligned}
& 1-0,125 \mathrm{~W} \\
& 2-0,25 \mathrm{~W} \\
& 3-0,5 \mathrm{~W} \\
& 4-1 \mathrm{~W} \\
& 5-2 \mathrm{~W}
\end{aligned}
$$

1 - ceramic case, $47 \Omega, 10 \mathrm{~W}$
2 - silicon case mounted inside heat sink, $100 \Omega, 50 \mathrm{~W}$
(c)


1 - shaft (axial)
2 - slide
3 - vertical multi-turn trimmer
4 - vertical one-turn trimmer

Fig. 1. Electronic components
(a) low power resistors; (b) middle power resistors; (c) potentiometers
d)

e)


1 - aluminium electrolytic $47 \mu F, 50 \mathrm{~V}$
2 - tantalum electrolytic, $10 \mu \mathrm{~F}, 16 \mathrm{~V}$
3 -ceramic monolithic, 1,5 nF
4 -ceramic disc, 100 nF
5 - film-foil, $100 \mathrm{nF}, 100 \mathrm{~V}$
6 - metallised film, $15 \mathrm{nF}, 100 \mathrm{~V}$
7 - ceramic disc, $6,8 n F, 25$ V (old marking)

1-1N4148, $100 \mathrm{~V}, 200 \mathrm{~mA}$, DO-35 case
2 - 1N4002, 100 V, 1 A, DO-41
3 - MUR410, 100 V, 4 A, DO-201
4 - BY329, 1000 V, 8 A, SOT78


1 - W06M, 1,5 A
2 - idem, top view
3 - BR36, 3 A
4 - B250C5000/3300,
5 A

Fig. 1 (cont.) Electronic components
(d) capacitors; (e) diodes; (f) rectifier bridges
g)

h)

i)

j)

k)


1 -IRFD110, 100 V, 1 A, DIP-4 case
2 - 2N5192, $80 \mathrm{~V}, 4$ A, TO-225
3 - IRF9530, $100 \mathrm{~V}, 12 \mathrm{~A}$, TO-220, front view
4 - idem, back view
5 - IRFP350, 400 V, 16 A, TO-247

1-top view
2 - front view

1 - precision, top view
2 - standard, top view
3 - idem, front view
4 - an integrated circuit mounted in a socket, top view

1 - fuse link
2 - fuse holder (two separate holders type), top view
3 - fuse link mounted in the holder, side view

1 - front view at wire entries
2 - top view at mounting screws

Fig. 1 (cont.) Electronic components
(g) power MOSFETs; (h) integrated circuit (IR2125, DIP-4 case); (i) integrated circuit socket; (j) IEC standard fuse (3,15 A, 250 V, 35 A breaking capacity); (k) terminal block, horizontal wire entry

## 2. Printed Prototype Circuit Boards

### 2.1. Universal printed circuit boards

## 2.1.a. Board structure

For the prototyping of the physical circuit, a universal prototyping printed circuit board (universal PCB) may be used. It is a flat piece of laminate (a plastic made of two different materials), 1 to 2 mm thick, with pre-drilled (frequently at equal distances) mounting holes and premanufactured (usually one-sided) solder pads (the metallisation surrounding the hole, enabling to solder a component's lead or a conductor). Mounting holes are frequently pre-connected with regularly placed metallic conducting traces.

As such a board may be used to prototype an arbitrary circuit, it is called 'universal.' Universal PCBs are frequently used for circuit prototyping to avoid the time-consuming PCB design, etching and drilling where it is very likely for the circuit idea still to change multiple times.

Fig. 2 presents a view of an exemplary universal prototype PCB. It is a single sided PCB, i.e. with metallic traces manufactured on its one side only (which makes it different from the double sided PCBs), where solder pads have been pre-connected. This board has a lead pitch of 2.5 mm which means that holes and pads (where component leads may be soldered) are placed at the nodes of a 2.5 -millimeter square grid.

Trace layout is similar on most universal PCBs. Multiple short vertical connections are manufactured (the vertical and horizontal directions obviously being conventional). Above and below them, longer horizontal traces are realised that are commonly used to distribute power supply and ground to the particular components. Such traces may also be placed vertically, sparsely distributed in the interior or along board edges (the latter being the case of Fig. 2). A board with such a trace layout is well suited for the present exercise.

A universal PCB may be partitioned into several separate sub-circuits. For example, on the board presented in the photograph, 2 separated sub-circuits can be seen (in its left-hand and right-hand sides). Moreover, each of the sub-circuits has two separate connection rows along two horizontal double middle lines (in the upper and lower board quarter). For these rows, only the long vertical trace along the board edge is common.
(a)

(b)


Fig. 2. Single sided universal PCB with pre-connected solder pads
(a) component side; (b) solder side

As already mentioned, a PCB that has metallisation realised only on its one side is called a single sided PCB. The side on which connections have been manufactured is called the solder side whereas the other is the component side. Components are essentially placed on the component side (although this is not always the case, especially when a component has to be added). Soldering is done on the solder side.

In the present exercise, the circuit will be realised using the through-hole technique (or through-hole mount). This term means that component leads are passed through mounting holes to the solder side where they are soldered to solder pads. This technique is very well suited for circuit prototyping because of high soldering speed and the lack of high precision and special care requirements.

However, in final product manufacturing, the surface-mount technique (SMT) became more widespread. Sometimes it is necessary or easier to use surface-mount devices (components in SMT-dedicated casings, SMD) already at the prototyping stage. For this purpose, special universal PCBs are manufactured that enable soldering an SMD and providing one or more mounting holes per each of its pins. Using these holes and the through-hole technique, a complete circuit prototype can be assembled. Such boards usually do not have metal traces except for those connecting device pins with corresponding mounting holes.

## 2.1.b. Circuit design

As the universal PCB used in this exercise has a pre-manufactured trace layout, circuit design activities are limited to:

1) planning the device placement,
2) determining if and where additional connections are needed.

Action 2 is usually necessary as a universal PCB obviously is 'universal' only to some extent. Before starting the PCB design. The additional connections are realised in one of the following ways:

1) with an ordinary insulated conductor-usually on the component side; both connector ends are passed through mounting holes and soldered to the solder pads just as device leads are;
2) with a bare wire, e.g. dedicated silvered copper wire or simply a component lead fragment cut off-usually on the device side (if on the solder side, it is necessary to ensure that the wire does not cause unwanted shorts along its length, also when incidentally deformed); wire mounting is done as previously;
3) with solder on the solder side (only possible when neighbouring traces are to be connected)-in this case solder pads are usually not occupied;
4) with a longer lead of an element connected to the same voltage as the points being connected (only possible if such a lead exists), bent on the solder side in line with the designed connection - this is a more reliable and easier alternative
to technique 3 as the laminate is often covered with a solder resist layer counteracting solder connecting neighbouring pads.
During universal PCB design the following rules are usually applied.
1. The design process is started with integrated circuit sockets. They are placed in dedicated areas, e.g. in the case of the board shown in Fig. 2 pins would be placed apart at both sides of the double horizontal traces. On larger boards, integrated circuits are usually placed in the middle.
2. Integrated circuits impose particular long traces to be chosen as supply and ground. Usually, supply and ground pins are top left and top right, or top left and bottom left, or top left and bottom right ones-this must be checked in the data sheet. It is desirable that a maximum number of devices are directly connected to a supply (or ground) trace.
3. If the PCB has special solder pads for specific connectors, placement begins with these connectors and then integrated circuits connected to them are placed.
4. After the integrated circuits, other devices are placed. One should start with those devices that are closest (in the electrical schematic or according to functional requirements) to the integrated circuits. De-coupling capacitors are placed first.
5. When placing passive elements, the designer should take advantage of the possibility of shorting or-the opposite-leaving long device leads. Vertical mount and appropriate shorting of the leads of an axial case enables inserting them even in neighbouring holes. On the other hand, making use of their full (or slightly shortened) length may eliminate the need for additional connections.
6. It should be kept in mind that device cases have determinate geometrical dimensions. They may cover up and make inaccessible some neighbouring mounting holes. This especially concerns electrolytic capacitors, coils, larger diodes and transistors, diode bridges, buttons, potentiometers and connectors.
7. Device terminals that are mutually connected in the electrical schematic should be placed on one conducting trace. Only when this is impossible, an additional connection is made.
8. Two solder pads should be provided for each additional connection. When neighbouring traces are to be connected, this may be done using solder itself (and possibly an additional supporting wire) on the solder side, without occupying any mounting holes, as described above.
9. No loops should be created together with the additional connections, i.e. moving along traces and additional connections in a chosen direction, we should never get back to the starting point. Loops will behave as antennas, emitting and intercepting electro-magnetic disturbances which may cause improper circuit operation.
10. If coils are present in the circuit (not the case of the present exercise), it should be avoided to place them in the vicinity of integrated circuits or above traces connected to any other devices.
11. Power loops (high-voltage or high-current ones) should have the shortest perimeter and the lowest area enclosed possible. Their elements should therefore be placed the closest possible one to another.
12. Additional connections in high-current loops are realised using high-crosssection wires. Due to the low diameter of mounting holes, it may be necessary to solder these wires on the solder side.
13. Also the leads of high-current devices may have a diameter larger than the diameter of mounting holes. This should be checked on the board design stage (in device data sheets) or after devices are collected (empirically) but before circuit assembly starts. Too tight holes will have to be broadened using a drill, taking special care not to damage the solder pads and adjacent traces.
14. Device placement is usually finalised with connectors and potentiometers, which must be put in easily accessible points. These frequently are the board edges. Connection paths to the rest of the circuit should be the shortest possible and should involve the least possible number of additional connections.
15. In the case of prototypes, additional horizontal shorts, vertical measurement pins or measurement points (small loops) are mounted on the board. There are intended to enable attaching oscilloscope probes to the key circuit nodes during testing.

### 2.2. Using the worksheet and design example

## 2.2.a. Design support worksheet

In order to limit the number of errors and to ease design verification, you should use the worksheet plytka_uniwersalna.ods if designing with the prototype board. A general description of this worksheet is available as an attachment to this manual.

Now we will follow an exemplary design based on a universal PCB. Let's assume that the circuit shown in Fig. 3 has to be assembled and that the universal prototyping board already presented in Fig. 2 is to be used.

## 2.2.b. Circuit for the design example

The exemplary circuit has a supply input through the $Z_{1}$ connector (a terminal block) and a double signal input through the $\mathrm{Z}_{2}$ connector. The supply is stabilised with the $\mathrm{C}_{1}$ electrolytic capacitor. High-frequency disturbances are carried off to the ground through the $C_{2}$ de-coupling ceramic capacitor.

The $U_{1}$ integrated circuit includes 4 NAND gates numbered from 1 to 4 whose inputs are labelled as $A$ and $B$, and outputs as Y. The VCC pin is the supply positive potential and the GND pin is the supply ground. These gates are used as buffers for signals 1 and 2 that come from some outputs with too low a current capability to make the Light Emitting Diodes (LEDs) light up. In the case of the signal 1 it is an inverting buffer as a single NAND gate with shorted inputs acts as a NOT gate. For the signal 2 it is a non-inverting buffer as two such NOT gates are connected in cascade.

Gate outputs are supplied from a voltage connected to the VCC and GND pins, so from the source connected to the circuit through the $Z_{1}$ connector. We assume that current capability of this source is sufficient to light up the LEDs. Setting a given Y output in the logical zero state, i.e. the low level, means electrically connecting this output to the GND pin, so the ground. In the case of 1 Y and 4 Y outputs this will close a loop starting from $\mathrm{Z}_{1}$ connector's terminal 1 and ending at its terminal 2: through $\mathrm{D}_{1}$ and $\mathrm{R}_{1}$ or through $\mathrm{D}_{2}$ and $\mathrm{R}_{2}$ components. This will enable current flow and lighting up the corresponding LED.


Fig. 3. Schematic of the circuit used in the design example

The third LED $\left(D_{3}\right)$ is supplied directly and turns on when the $K_{1}$ button is pushed (or the key is closed). The 3 resistors $R_{1}, R_{2}$ and $R_{3}$ enable setting the diode current value, which is equal to the supply voltage decreased by the voltage drop across the diode and divided by the resistor's value.

## 2.2.c. Preparation for design

In order to start the design, it is necessary to know the lead arrangement and spacing for the particular components as well as their case dimensions (precisely, the dimensions of case projection onto the board surface). Together with professional PCB design software, case outline libraries are delivered. In our case, outlines and lead arrangement are shown in Table 1 against the solder pads grid of the board to be used (so, a single distance between holes is 2.5 mm ).

The universal board together with all the components are pictured in Fig. 4.

Table 1. Lead arrangement and case outline for the components used in the design example (terminal labels are consistent with Fig. 3)

| Component | Integrated circuit, DIP-14 | Miniature button |
| :---: | :---: | :---: |
| Case outline with lead arrangement | .14 .13 .12 .11 .10 .9 .8 <br> $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ <br>  $\square$ $\square$ $\square$  $\square$  <br> $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ <br> .1 $\boxed{ }$ $\square$ $\boxed{.3}$ $\boxed{.4}$ $\boxed{.5}$ $\boxed{.6}$ <br> .7       |  |
| Component | Terminal block, 2-pole, RM 5 | Electrolytic capacitor, vertical, $\varnothing 6$, RM 2,5 |
| Case outline with lead arrangement | z tej strony wejście przewodów <br> Wires enter from the bottom side |  |
| Component | Light Emitting Diode | Capacitor, ceramic disc |
| Case outline with lead arrangement |  | $\begin{array}{\|l\|l\|} \hline .1 & \\ \hline \end{array}$ |
| Component | Resistor, 1/4 W, horizontal mount | Resistor, 1/4 W, vertical mount |
| Case outline with lead arrangement |  | [.15 |

Design begins with the entry of the solder pads and connecting traces image to the spreadsheet Ptytka, the effect being presented in Fig. 5. Grey represents the laminate surface, white represents metallic paths (traces) and black frames represent solder pads (so, mounting holes as well).

Into the spreadsheet Wezty schematu data about electrical connections in the circuit according to Fig. 3 are introduced. The considered circuit has 11 electrical nodes which results in the below circuit description.

| Z1.1 | C1.P | U1.14 | C2.1 | D1.A | D2.A | D3.A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Z1.2 | C1.N | U1.7 | C2.2 | K1.1 |  |  |
| Z2.1 | U1.2 | U1.3 |  |  |  |  |
| Z2.2 | U1.5 | U1.6 |  |  |  |  |
| U1.4 | U1.11 | U1.12 |  |  |  |  |
| U1.1 | R1.1 |  |  |  |  |  |

© 2019 Łukasz Starzak, Katedra Mikroelektroniki i Technik Informatycznych Politechniki Łódzkiej

| R1.2 | D1.K |
| :--- | :--- |
| U1.13 | R2.1 |
| R2.2 | D2.K |
| K1.2 | R3.1 |
| R3.2 | D3.K |



Fig. 4. Board and components for the design example


Fig. 5. Solder pads and pre-manufactured connections image defined in the spreadsheet Ptytka

## 2.2.d. Component placement and connection planning

We are now beginning the design process proper.

1. We start with the $\mathrm{U}_{1}$ integrated circuit (see Section 2.1.b, pt 1 . We will place it along one of the long horizontal traces. As it has two input signals connected from the left-hand side (in the schematic) and the $\mathrm{Z}_{1}$ terminal block has fairly large dimensions, we decide to locate the IC in the bottom left quarter of the board, so that there is enough space for the terminal block above it (on the board). On the other hand, right of the IC (on the board) we leave free space for the $\mathrm{C}_{2}$ de-coupling capacitor. The result is shown in Fig. 6(a).
(a)

(b)

(c)

(d)


Fig. 6. Board design process
（e）

（f）

（g）

（h）

|  | $\square \square \square \square \square \square \square \square \square \square \square$ |
| :---: | :---: |
| $\square \square \square$ | $\square \square \square \square \square \square \square \square \square \square$ |
| 困 細 $\square$ | $\square \square \square \square \square \square \square \square \square \square \square$ |
| $\square \square \square$ | $\square \square \square \square \square \square \square \square \square \square$ |
| $\square \square \square$ |  |
| $\square \square \square$ | $\square \square$ 率 $\square \square \square \square \square \square \square \square$ |

Fig． 6 （cont．）Board design process
（i）

| $\square \square \square \square$ | $\square \square \square \square \square \square$ |
| :---: | :---: |
| $\square \square$ 回 | $\square \square \square \square \square \square$ |
|  | $\square \square \square \square \square \square$ |
| $\square \square \square \square$ | $\square \square \square \square \square \square$ |
| $\square \square \square \square$ | $\square \square \square \square \square \square$ |
| 悃困絗口 | $\square \square$ 回 $\square \square \square$ |
| ［國 $\square \square$ | $\square \square \square \square \square$ 塁 |
| －$\square$ 回 $\square$ | $\square \square$ 回 $\square \square$ |
| $\square \square \square \square$ | 回 $\square$ 蜠 $\square \square \square$ |

（j）

| 細 $\square$ | $\square \square \square \square \square \square \square \square \square$ |
| :---: | :---: |
| 四 | $\square \square \square \square \square \square \square \square$ |
| $\square{ }^{\square}$ | $\square \square \square \square$ 兩 $\square \square \square \square \square$ |
| $\square$ 区 | $\square \square \square \square \square \square \square \square \square$ |
| 四 $\square$ |  |
| $\square \square$ | $\square \square \square \square \square$ 塁 $\square$ 困 塁 |
| $\square \square$ |  |
| $\square \square$ | 國 $\square$ 細 $\square \square \square \square \square \square$ |

（k）


Fig． 6 （cont．）Board design process
2．The IC imposes specific long horizontal traces to be chosen as supply（the one neighbouring the pin 14 or VCC，see Section 2．1．b，pt 2）and as ground（the one neighbouring the pin 7 or GND）． We mark them with pink and cyan and connect to the appropriate pins of the $\mathrm{U}_{1}$ integrated
circuit using solder on the solder side (a wire can be avoided as neighbouring traces are being connected, see Section 2.1.b, pt 8), which we mark with green. The result is shown in Fig. 6(b).
3. The $\mathrm{C}_{2}$ de-coupling capacitor is inserted between the supply and ground traces, the closest possible to the supply pin (VCC) of the $\mathrm{U}_{1}$ IC (see Section 2.1.b, pt 4), taking care to connect terminal 2 to the ground and terminal 1 to the supply. Otherwise, the automated design check will fail because the board will be incompatible with the schematic. The result is presented in Fig. 6(c).
4. On the left end of the supply traces there is enough space for connecting the supply (the $Z_{1}$ terminal block) and the $\mathrm{C}_{1}$ blocking capacitor. It is best to insert the capacitor directly into the traces as there will so be no need for any additional connections; in this case, we will place the terminal block above the capacitor. The supply path has therefore to be bent to the top (towards the terminal block), for which purpose we use the long vertical trace along the board's edge. The ground trace will be bent along the shorter path. We plan to make all the necessary connections using solder on the solder side. We update supply and ground path colouring and check whether they do not form a loop (see Section 2.1.b, pt 9).
If the terminal block was to be inserted according to the schematic, i.e. with the ground connected to Z1.2, the front of this block would have to face the $\mathrm{C}_{1}$ capacitor, which would impede inserting wires (see Section 2.1.b, pt 14). We therefore insert it with its back facing the capacitor which forces us to modify the electrical schematic by connecting the ground to Z1.1 and the supply to Z1.2 [see Fig. 6(d) where a circle shows the modified part). The final result is presented in Fig. 6(e).
5. Now we can place the $Z_{2}$ terminal block, however, making sure to leave enough space between it and the IC to make the connections going out from pins 1 and 4 . We can notice that it will be profitable to locate the Z2.1 pin just opposite the U1.3 pin, and Z2.2 opposite U1.5 because such connections are present in the electrical schematic. We short the pins as appropriate, U1.2 with U1.3 and U1.5 with U1.6, using solder as they are placed on neighbouring traces. The result is presented in Fig. 6(f).
6. We make last connections in the vicinity of the IC: U1.4 with U1.12 using a wire that we label \#1 and U1.12 with U1.11 using a wire that we label \#2. The result is presented in Fig. 6(g).
7. Only diodes and resistors are left for placement now (except for the $\mathrm{K}_{1}$ button that we will keep aside until the location of $\mathrm{R}_{3}$ and $\mathrm{D}_{3}$ components connected with it is determined). As all the three anodes must be at the supply potential, we will connect them to one of the long traces (see Section 2.1.b, pt 7). We choose the one running along the edge of the bottom right quarter of the board because it is located relatively close to the IC and there is enough space above it for the three resistors and the button. The supply is brought to this trace from pin 14 of the IC using the wire \#3. We should keep in mind that according to the table, each diode occupies about 3 solder pad distances (see Section 2.1.b, pt 6). The result is presented in Fig. 6(h).
8. The leads of $R_{1}$ and $R_{2}$ resistors are originally longer than the minimum lengths shown in Table 1. We can take advantage of this to make direct connections between the cathodes of $D_{1}$ and $D_{2}$ and the corresponding outputs of the IC, without using any additional wires (see Section 2.1.b, pt 5). We must only try to avoid their crossing with other components or provide an appropriate (vertical) distance between them, or protect the leads with insulating tubes. The result is presented in Fig. 6(i).
9. On the contrary, the $\mathrm{R}_{3}$ resistor will be mounted vertically, to fit the $\mathrm{K}_{1}$ button just beside. The button will be placed in such a way that its other end is inserted into the long horizontal line. We continue along this line to the left, to a point nearest the existing ground trace, and we insert the wire \#4 for the missing part of the connection. Due to the closest solder pad being occupied by the C2.2 terminal, we insert the other end of the wire do the neighbouring, free pad and connect to the ground trace using the solder.
Attention should be paid to terminate the labels of the $\mathrm{K}_{1}$ button's terminals with the hash sign "\#" as they are shorted in pairs inside the component. In order for this to be taken into account during design check, both terminals of a pair must be given the same label which moreover must end with a hash sign (see the worksheet description attached).
10. Component placement is finished. The result is presented in Fig. 6(k).

## 2.2.e. Design verification and improvement

11. We will now check the correctness of our design using the macro _SprawdzPolaczenia. Verification causes an error message to be displayed telling us about discrepancy in connections between the schematic and the board:


In the $3^{\text {rd }}$ line of such a message, terminals connected to a same node in the schematic are listed. In the $5^{\text {th }}$ line, terminals connected to the same node on the board are listed. We can state that there are 3 differences between these lists:

1) there is a C1.- terminal on the board which, according to the schematic, should be labelled C1.N; on this occasion, C1.+ should obviously be also changed to C1.P;
2) the K1.1 terminal is not present in the board-based list which means we have not connected it to the ground; indeed, we have mistakenly placed the second end of the wire \#4, opposite the first one instead of one solder pad below; we move it to the proper location;
3) the trace corresponding to the displayed list connects to Z 1.1 while based on the schematic it appears that it should connect to Z1.2; in this case, this is the sheet Wezzty schematu that is wrong as we forgot to update it after the connections of the $\mathrm{Z}_{1}$ connector were exchanged.
After correcting, the schematic is described as follows:

| Z1.1 | C1.N | U1.7 | C2.2 | K1.1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Z1.2 | C1.P | U1.14 | C2.1 | D1.A | D2.A | D3.A |
| Z2.1 | U1.2 | U1.3 |  |  |  |  |
| Z2.2 | U1.5 | U1.6 |  |  |  |  |
| U1.4 | U1.11 | U1.12 |  |  |  |  |
| U1.1 | R1.1 |  |  |  |  |  |
| R1.2 | D1.K |  |  |  |  |  |
| U1.13 | R2.1 |  |  |  |  |  |
| R2.2 | D2.K |  |  |  |  |  |
| K1.2 | R3.1 |  |  |  |  |  |
| R3.2 | D3.K |  |  |  |  |  |

while the new image of the board is presented in Fig. 8.
12. We launch the check again. This time the error concerns the following terminals:

| Schemat: | U1.11 U1.12 U1.4 |
| :--- | :--- |
| Płytka: | U1.10 |

where Schemat lists the terminals in the schematic and Ptytka lists the terminals on the board.
We check the unconnected U1.10 terminal which appears in the board-based list and we state that it indeed should be floating. The same applies to U1.9 and U1.8. Unfortunately, we did not allow for it in the node list. We must therefore introduce three additional nodes to the sheet Wezty schematu, with only one terminal assigned to each of them. Sheet contents are now as follows:

| Z1.1 | C1.N | U1.7 | C2.2 | K1.1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Z1.2 | C1.P | U1.14 | C2.1 | D1.A | D2.A | D3.A |
| Z2.1 | U1.2 | U1.3 |  |  |  |  |
| Z2.2 | U1.5 | U1.6 |  |  |  |  |


| U1.4 | U1.11 | U1.12 |
| :--- | :--- | :--- |
| U1.1 | R1.1 |  |
| R1.2 | D1.K |  |
| U1.13 | R2.1 |  |
| R2.2 | D2.K |  |
| K1.2 | R3.1 |  |
| R3.2 | D3.K |  |
| U1.8 |  |  |
| U1.9 |  |  |
| U1.10 |  |  |

13. We launch the check again. There is no error now which means that the connections planned on the board are consistent with those described in the sheet Wezty schematu that reflects the electrical schematic.
Fig. 7 shows the circuit assembled according to Fig. 8 and operating. The original circuit may be inspected in the laboratory room as is also the case of an exemplary dimmer as designed in the present exercise.


Fig. 7. The example circuit assembled and operating

$\square \square \square \square \square \square \square \square \square \square$
ロロロロロロロロロロ
ロロロロロロロロロロロロ
ㅁㅁロロロロロロロロロ
$\square \square \square \square \square \square \square \square \square \square \square \square$
$\square \square \square \square \square \square \square \square \square \square \square \square$
ロロロロロロロロロロロロ
ロロロロロロロロロロロロ
$\square \square \square \square \square \square \square \square \square \square \square \square$
$\square \square \square \square \square \square \square \square \square \square \square \square$
ロロロロロロロロロロロロ
ㅁ口ロロロロロロロロロロ
兴ロロロ困ロロ困ロロロロ
ㅁㅁㅁㅁㅁㅁㅁㅁㅁㅁㅁ
ロロ畋ロ龱ロロ龱ロロロロ
ロロロロロ楝口囦涃ロロロ

回口細ロロ回ロロ回ロ
Fig．8．Final image of the universal board obtained in the design example

## Exercise Introduction

## 3. Exercise Aim and Plan

The aim of this exercise is to get acquainted with the principal issues in design and prototyping of switch-mode power electronic circuits. A buck DC converter will be the object of a design assignment, where a MOSFET and a Schottky diode will be applied.

This design assignment will be realised according to the engineer's work flow diagram presented in Fig. 9 with the exception that:

- the idea of the circuit (item 1) is known beforehand;
- component parameters will be used as measured by their manufacturers and indicated in their technical documentation (item 4);
- ready-made universal simplified component models (item 5) will be used.

This exercise will make it possible to become acquainted with the basics of control circuit design for power semiconductor devices based on the principle of variable pulse width. Additionally, you will get acquainted with circuit design rules using universal PCBs, electronic circuit assembly (through-hole) and the procedures of their commissioning and testing.


Fig. 9. Work flow diagram of a circuit design and prototyping engineer

## 4. DC/DC Converters

### 4.1. Recommended reading

| Ref. | Textbook | Excerpt | Equivalent in the <br> Polish Manual | Complementary <br> Reading | Complements <br> in this Manual |
| :---: | :--- | :--- | :--- | :--- | :--- |
| A | Ben | 4.5 | $4.1 . \mathrm{a}-\mathrm{b}$ |  |  |

Additionally, from Manual 0 references:

| 0 B | Eri | 1.1 | $4.1 . \mathrm{b}, 4.2 \mathrm{a}-\mathrm{b}$, <br> $4.3 . \mathrm{a}, \mathrm{c}, \mathrm{d}, 5.1 . \mathrm{a}-\mathrm{b}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 E | Ras | 6.2 | $4.2,4.3 . \mathrm{a}-\mathrm{c}$ |  | 4.2 |

### 4.2. Switch-mode control

Obtaining the switch-mode operation of a converter circuit requires switch-mode control of semiconductor devices instead of continuous (linear) control. A controlling quantity $x$ (current or voltage) then takes the form of a pulse wave. It consists of periodically repeated pulses, i.e. sections of a level higher than the idle one, whose shape, to simplify, can be considered rectangular [see Fig. 10(a)].

A pulse wave is described by the following parameters:
(1) period of repetition $T_{\mathrm{p}}$ which is of course the shortest time after which the waveform repeats, so e.g. the interval between the beginnings of successive pulses;
(2) frequency of repetition $f_{p}$ which is the inverse of the period of repetition

$$
\begin{equation*}
f_{\mathrm{p}}=\frac{1}{T_{\mathrm{p}}} \tag{4.1}
\end{equation*}
$$

(3) pulse width $t_{\mathrm{p}}$ which is the duration of the top of the pulse;
(4) duty cycle (also called duty ratio) $D$ which is the ratio of the pulse width of the period of repetition:

$$
\begin{equation*}
D=\frac{\Delta t_{\mathrm{p}}}{T_{\mathrm{p}}} \tag{4.2}
\end{equation*}
$$

(a)

(b)


Fig. 10. Pulse wave and its basic parameters: (a) the ideal waveform; (b) a waveform with finite edge steepness

As it can be easily seen, just one of the parameters 1 or 2 and one of the parameters 3 or 4 are sufficient for an unambiguous description of a pulse wave in the time domain.

In the domain of the given electrical quantity (current or voltage), a pulse wave is described by:
(5) low level $X_{\mathrm{L}}$ which is the value of $x$ corresponding to the base of the pulse;
(6) high level $X_{H}$ which is the value of $x$ corresponding to the top of the pulse;
(7) amplitude $X_{\mathrm{m}}$ which is the distance between the low and the high levels

$$
\begin{equation*}
X_{\mathrm{m}}=X_{\mathrm{H}}-X_{\mathrm{L}} \tag{4.3}
\end{equation*}
$$

As it can be seen, any two of the parameters 5 to 7 are sufficient for an unambiguous description of a pulse wave.

In power electronics, very often waveforms with a zero base level $\left(X_{\mathrm{L}}=0\right)$ are met, for which $X_{\mathrm{H}}=X_{\mathrm{m}}$. Because of the prevalence of this case and due to the considerable simplification of relationships that are obtained, it is usually the zero base level that is assumed in analysis.

The above mentioned parameters fully describe only ideal pulses. In power electronics, it is the non-zero edge duration that is the most often considered feature of a real pulse wave. These edges are described by [see Fig. 10(b)]:
(8) rise time $t_{r}$, i.e. the time it takes for the waveform to rise from $10 \%$ to $90 \%$ of its amplitude, which is a measure of the duration of the rising edge (also called the leading edge);
(9) fall time $t_{\mathrm{f}}$, i.e. the time it takes for the waveform to fall from $90 \%$ to $10 \%$ of its amplitude, which is a measure of the duration of the falling edge (also called the trailing edge).
Other nonidealities (e.g. overshoots, settling time, jitter) usually do not affect the macroscopic operation of model (academic, ideal) converters. We will therefore neglect them. However, taking them into account becomes necessary at the optimization stage of physical (real) circuits where they can cause undesirable microscopic phenomena adversely affecting the overall system operation.

## 5. Buck Converter

### 5.1. Recommended reading

| Ref. | Textbook | Excerpt | Equivalent in the <br> Polish Manual | Complementary <br> Reading | Complements <br> in this Manual |
| :---: | :--- | :--- | :--- | :--- | :--- |
| B | Eri | $2.1,2.2,2.5$ | $4.3 . \mathrm{a}, \mathrm{b}, \mathrm{d}, 5.1 . \mathrm{a}-\mathrm{b}$, <br> $5.2 . \mathrm{a}-\mathrm{b}, 5.3$ |  | 5.3 |
| C | Eri | $4,4.1 .1,4.1 .5$ | $5.1 . \mathrm{c}, 5.2 . \mathrm{c}$ |  | 5.2 |
|  |  |  | $5.1 . \mathrm{c}-\mathrm{f}$ |  | 5.4 |
|  |  |  | 5.4 |  | 5.5 |
|  |  |  | 5.5 |  |  |

### 5.2. Buck converter passive components

## 5.2.a. Obtaining a continuous current flow with an inductor

The role of the two passive components of the buck DC/DC converter-the inductor (choke) and capacitor-may be analysed from the signal point of view (low-pass filtering) but also from the power transmission point of view. Most receivers (e.g., microprocessors) require constant power supply. A buck converter without an LC filter is called 'voltage chopper' because its input voltage appears at the receiver as 'chopped'. Power flow is therefore temporarily and periodically interrupted.

Wired power transmission necessitates charge motion in a conductor, or current. Thus, constant power delivery necessitates uninterrupted current flow. To obtain it, a component should be inserted into the circuit that will prevent the output current from immediately dropping down to zero in the moment of switch opening. The inductor is well known for this property which follows from energy conservation principle. It says that any change in energy of a system (in this case, the inductor) may only result from additional energy being delivered from outside. No energy can be delivered in zero time as this would necessitate infinite instantaneous power

$$
\begin{equation*}
p=\frac{\mathrm{d} W}{\mathrm{~d} t} \tag{5.1}
\end{equation*}
$$

which is unrealistic. Thus, neither can inductor's energy change abruptly. This energy $W_{\mathrm{L}}$ is accumulated in magnetic field caused by the current $i_{\mathrm{L}}$ flowing through the inductor; they are related to each other by

$$
\begin{equation*}
W_{\mathrm{L}}=\frac{L i_{\mathrm{L}}^{2}}{2} \tag{5.2}
\end{equation*}
$$

where $L$ is the inductance of the inductor. Therefore, the current through an inductor cannot change abruptly.

In order to make current through the receiver (load) continuous, the inductor must be inserted so as the receiver current $i$ flows through it, thus in series. This is shown in Fig. 11(a).

## 5.2.b. Analytical description of the inductor's operation

In each of the two sub-intervals of the switching period, the inductor is found in a series RL circuit which is described with Kirchhoff's voltage law

$$
\begin{equation*}
E=v_{\mathrm{L}}+v \tag{5.3}
\end{equation*}
$$

where $v_{\mathrm{L}}$ is the voltage across the inductor and $E$ is an effective forced voltage which is $V_{\mathrm{g}}$ in subinterval 1 (Fig. 12a) and 0 in sub-interval 2 (short-circuit which is equivalent to zero voltage source, Fig. 12b). Using Ohm's law and inductor equation and taking into account that $i=i_{\mathrm{L}}$ in both subintervals, we obtain the equation of the RL circuit

$$
\begin{equation*}
R i+L \frac{\mathrm{~d} i}{\mathrm{~d} t}-E=0 \tag{5.4}
\end{equation*}
$$

Using any method of differential equation solution, the solution is found to be

$$
\begin{equation*}
i(t)=i\left(t_{0}\right)+\left(\frac{E}{R}-i\left(t_{0}\right)\right) \cdot\left(1-\mathrm{e}^{-\frac{t-t_{0}}{\tau}}\right) \tag{5.5}
\end{equation*}
$$

(a)

(b)


Fig. 11. Buck converter circuit: (a) with only the inductor; (b) with the capacitor added
(a)


Fig. 12. Reduced circuit topology of Fig. 11(a):
(b)

(a) during sub-interval 1; b) during sub-interval 2
where $\tau$ is called the time constant and equals

$$
\begin{equation*}
\tau=\frac{L}{R} \tag{5.6}
\end{equation*}
$$

and $t_{0}$ denotes the beginning of a given sub-interval. Let us apply Eq. (5.5) to either sub-interval.

1. For sub-interval $1, t_{0}=t_{1}$. Assume that the current is zero initially: $i\left(t_{0}\right)=0$. Then,

$$
\begin{equation*}
i(t)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\mathrm{e}^{-\frac{t-t_{1}}{\tau}}\right) \tag{5.7}
\end{equation*}
$$

Substituting $t=t_{1}$ and $t=\infty$ we have

$$
\begin{equation*}
i\left(t_{1}\right)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\mathrm{e}^{-\frac{t_{1}-t_{1}}{\tau}}\right)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\mathrm{e}^{-0}\right)=\frac{V_{\mathrm{g}}}{R} \cdot(1-1)=0 \tag{5.8}
\end{equation*}
$$

which complies with our assumption, and

$$
\begin{align*}
i(\infty) & =\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\mathrm{e}^{-\frac{\infty-t_{1}}{\tau}}\right)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\mathrm{e}^{-\infty}\right)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\frac{1}{\mathrm{e}^{\infty}}\right)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\frac{1}{\infty}\right)=  \tag{5.9}\\
& =\frac{V_{\mathrm{g}}}{R} \cdot(1-0)=\frac{V_{\mathrm{g}}}{R}
\end{align*}
$$

The current therefore changes exponentially, rising from 0 up to $V_{\mathrm{g}} / R$. This has been illustrated in Fig. 13(a).


Fig. 13. Output current waveform: (a) without an inductor; (b) with an inductor (Fig. 11a) of small inductance ( $\tau \ll T_{\mathrm{s}}$ ); (c) with an inductor if large inductance ( $\tau \approx T_{\mathrm{s}}$ )
2. At the beginning of sub-interval $2\left(t_{0}=t_{2}\right)$, the current equals that at the end of sub-interval 1 . We therefore obtain

$$
\begin{equation*}
i(t)=\frac{V_{\mathrm{g}}}{R}-\frac{V_{\mathrm{g}}}{R} \cdot\left(1-\mathrm{e}^{-\frac{t-t_{2}}{\tau}}\right)=\frac{V_{\mathrm{g}}}{R} \cdot\left(1-1+\mathrm{e}^{-\frac{t-t_{2}}{\tau}}\right)=\frac{V_{\mathrm{g}}}{R} \cdot \mathrm{e}^{-\frac{t-t_{2}}{\tau}} \tag{5.10}
\end{equation*}
$$

Substituting $t=t_{2}$ and $t=\infty$ we have

$$
\begin{equation*}
i\left(t_{2}\right)=\frac{V_{g}}{R} \cdot \mathrm{e}^{-\frac{t_{2}-t_{\mathrm{t}}}{\tau}}=\frac{V_{\mathrm{g}}}{R} \cdot \mathrm{e}^{-0}=\frac{V_{\mathrm{g}}}{R} \cdot 1=\frac{V_{\mathrm{g}}}{R} \tag{5.11}
\end{equation*}
$$

which complies with our assumption, and

$$
\begin{equation*}
i(\infty)=\frac{V_{g}}{R} \cdot \mathrm{e}^{-\frac{\infty-t_{2}}{\tau}}=\frac{V_{g}}{R} \cdot \mathrm{e}^{-\infty}=\frac{V_{g}}{R} \cdot 0=0 \tag{5.12}
\end{equation*}
$$

The current therefore changes exponentially, falling from $V_{g} / R$ down to 0 . This has been illustrated in Fig. 13(b).
The time of current settling down depends on the time constant $\tau$. It can be calculated that its steady-state value is reached with an accuracy of $1 \%(0,01)$ after a time equal $\tau \ln (1 / 0,01) \approx 4.6 \tau$. It therefore follows from (5.6) that the larger the inductance (for given $R$ ), the slower the current rise and thus, the stronger the inductor opposes abrupt current changes. In power electronics, an inductor of an inductance large enough to visibly slow down current variation in time, is called a choke.

When choke inductance is sufficiently large, current is unable to attain the levels of $V_{\mathrm{g}} / R$ and 0 at the end of either sub-interval. This is demonstrated in Fig. 13(c). In general, a simplified condition for this occurring can be written down as

$$
\begin{equation*}
4 \tau>T_{\mathrm{s}} \tag{5.13}
\end{equation*}
$$

where the number 4 results from rounding the value of 4.6 justified above. Substituting (5.6)

$$
\begin{equation*}
L>\frac{R}{4 f_{\mathrm{s}}} \tag{5.14}
\end{equation*}
$$

As inductor current also flows through the load resistance $R, i$ current has the exact shape of $i_{\mathrm{L}}$. According to Ohm's law, voltage $v$ across the load resistance must also be of the same form.

## 5.2.c. Minimising voltage ripple using a capacitor

Using the inductor, we gained continuous output voltage, but it is still far from being constant. In most applications, minimising voltage ripple using only an inductor is impossible as it would result in unacceptable size, weight, cost and power loss. Moreover, an inductor is not capable of filtering high-frequency disturbance (short spikes and fast oscillations) that are inherently linked with switched-mode power converters.

For the above reasons, a second type passive component must be used: a capacitor. Its energy is expressed as

$$
\begin{equation*}
W_{\mathrm{C}}=\frac{C v_{\mathrm{C}}^{2}}{2} \tag{5.15}
\end{equation*}
$$

where $C$ is the capacitor's capacitance and $v_{\mathrm{C}}$ is the voltage across it. It therefore follows from energy conservation principle that voltage across a capacitor cannot change abruptly.

In order to make use of this property, the capacitor must be inserted so that the receiver's voltage $v$ appears across it. Only then it will slow down the variation of this voltage in time. This leads to the parallel connection shown in Fig. 11(b).

## 5.2.d. Analytical description of the capacitor's operation

After insertion of the capacitor, the inductor current $i_{\mathrm{L}}$ splits into two branches: the capacitor's one and the receiver's one. According to Kirchhoff's current law (cf. Fig. 11b),

$$
\begin{equation*}
i_{\mathrm{L}}=i_{\mathrm{C}}+i \tag{5.16}
\end{equation*}
$$

The inductor current can be considered as the sum of a direct component $I_{L_{(0)}}$ and an alternating one $i_{\mathrm{L}(\mathrm{a})}:$

$$
\begin{equation*}
i_{\mathrm{L}}=I_{\mathrm{L}(0)}+i_{\mathrm{L}(\mathrm{a})} \tag{5.17}
\end{equation*}
$$

where, based on Fourier analysis, the direct component is equal to the average value $i_{\mathrm{L}(\text { av) }}$ (level $I$ in Fig. 2.10 of Ref. B). Consequently

$$
\begin{equation*}
i_{\mathrm{L}(a)}=i_{\mathrm{L}}-I_{\mathrm{L}(0)}=i_{\mathrm{L}}-i_{\mathrm{Lav})} \tag{5.18}
\end{equation*}
$$

It is therefore the $i_{\mathrm{L}}$ waveform shifted down by its own average value. The $i_{\mathrm{L}(\mathrm{a})}$ waveform has therefore exactly the same shape but it is varying under and over the time axis (and not under and over the direct component level $I$ ).

The magnitude of a capacitor's impedance is given by

$$
\begin{equation*}
\left|Z_{\mathrm{C}}\right|=\frac{1}{\omega C}=\frac{1}{2 \pi f C} \tag{5.19}
\end{equation*}
$$

For $f \rightarrow 0$ we have $\left|Z_{\mathrm{C}}\right| \rightarrow \infty$ which means that for the direct component, a capacitor presents a gap in the circuit. Thus, no direct component can ever flow through a capacitor. On the other hand, high frequency current components (such as the converter's switching frequency $f_{s}$ ) will easily pass through as for $f \rightarrow \infty$ we have $\left|Z_{c}\right| \rightarrow 0$.

It follows from (5.19) that the higher the capacitance $C$, the lower the impedance for a given frequency $f$ will be. The capacitor C and the load resistance R form a current divider, whose action for a given frequency is described by the formulae

$$
\begin{gather*}
I_{\mathrm{C}(f)}=I_{\mathrm{L}(f)} \frac{R}{\left|Z_{\mathrm{C}}(f)\right|+R}=I_{\mathrm{L}(f)} \frac{1}{1+\frac{\left|Z_{\mathrm{C}}(f)\right|}{R}} \\
I_{(f)}=I_{\mathrm{L}(f)} \frac{\left|Z_{\mathrm{C}}(f)\right|}{\left|Z_{\mathrm{C}}(f)\right|+R}=I_{\mathrm{L}(f)} \frac{1}{1+\frac{R}{\left|Z_{\mathrm{C}}(f)\right|}} \tag{5.20}
\end{gather*}
$$

where $I_{(f)}$ is the rms value of a sine wave current of frequency $f$. The above relationships can be interpreted as follows:

- the lower the capacitor's impedance for a given frequency $f$ as related to the load resistance, the greater part of a current of this frequency $I_{(f f)}$ will flow through the capacitor (the denominator in IC(f) formula decreases, so the whole expression increases);
- thus, the smaller part $I_{(f)}$ will flow through the receiver (the denominator in $I_{(f)}$ formula increases, so the whole expression decreases).

In the circuit under consideration, we want to eliminate the alternating component from the $i$ waveform. Then, the output current $i$ will be constant and so will be the output voltage $v$ across the load resistance (by Ohm's law). As we have noted, the direct component of the inductor current cannot flow through the capacitor, thus it entirely flows to the receiver:

$$
\begin{align*}
I_{\mathrm{C}(0)} & =0 \\
I_{(0)} & =I_{\mathrm{L}(0)} \tag{5.21}
\end{align*}
$$

We could obtain the same result by substituting (5.19) and $f=0$ into (5.20). How to redirect the alternating component to the capacitor? It follows from (5.20) that the condition is

$$
\begin{equation*}
\left|Z_{\mathrm{C}}(f)\right| \ll R_{\mathrm{L}} \Leftrightarrow \frac{\left|Z_{\mathrm{C}}(f)\right|}{R_{\mathrm{L}}} \ll 1 \tag{5.22}
\end{equation*}
$$

because then

$$
\begin{equation*}
I_{\mathrm{C}(f)}=I_{\mathrm{L}(f)} \frac{1}{1+\frac{\left|Z_{\mathrm{C}}(f)\right|}{R_{\mathrm{L}}}} \approx I_{\mathrm{L}(f)} \frac{1}{1}=I_{\mathrm{L}(f)} \tag{5.23}
\end{equation*}
$$

However, capacitor impedance $Z_{\mathrm{C}}$ is dependent on frequency. As we have stated above, the inductor current AC component $i_{\mathrm{L}(a)}$ is of triangular shape. Based on Fourier analysis, it can be represented by a sum of sine waveforms whose frequencies are $f_{s}$ and its odd multiples. Therefore, if the condition (5.22) is fulfilled for the frequency of $f_{s}$, it is also fulfilled for the entire AC component of inductor current. This is because other sine waveforms are of greater frequencies ( $3 f_{\mathrm{s}}, 5 f_{\mathrm{s}}$ etc.) and $\left|Z_{c}\right|$ decreases with frequency. Thus, the entire alternating component of inductor current will flow through the capacitor. By substituting (5.19), we obtain the condition (5.22) in the form of

$$
\begin{equation*}
C \gg \frac{1}{2 \pi f_{\mathrm{s}} R_{\mathrm{L}}} \tag{5.24}
\end{equation*}
$$

### 5.3. Electrical quantity parameters

## 5.3.a. Ripple factor

When DC converters are considered, ripple factor is usually defined as the ratio of the peak-topeak ripple of the electrical quantity concerned to its direct component value. Therefore, for the inductor current, it is

$$
\begin{equation*}
r_{i}=\frac{I_{\mathrm{L}(\mathrm{pp})}}{I_{\mathrm{L}(0)}}=\frac{2 \Delta i_{\mathrm{L}}}{I} \tag{5.25}
\end{equation*}
$$

As it can be deduced from Fig. 2.10 in Ref. B, its characteristic value is 2 as this is when the valley of the current waveform is zero. Above the value of 2 , this current valley would be located below zero, but this is impossible in the considered circuit as the diode cannot conduct any reverse current. Thus, the current would be cut in its lower portion at the zero level, which would have consequences for both the power and the control circuits.

For the inductor current ripple factor, another characteristic value is between 0.3 and 0.4 . It can be demonstrated that in this range, all the power components (both active and passive) are optimally loaded, i.e. their currents are well balanced and minimal and for a given converted power.

Based on the same Fig. 2.10 in Ref. B, it can be also established that the peak value of the inductor current is

$$
\begin{equation*}
i_{\mathrm{L}(\mathrm{pk})}=I_{\mathrm{L}(0)}+\frac{I_{\mathrm{L}(\mathrm{pp})}}{2}=I+\Delta i_{\mathrm{L}} \tag{5.26}
\end{equation*}
$$

which in combination with (5.25) yields

$$
\begin{equation*}
i_{\mathrm{L}(\mathrm{pk})}=I+\frac{r_{i} I}{2}=I\left(1+\frac{r_{i}}{2}\right) \tag{5.27}
\end{equation*}
$$

A ripple factor can also be defined for the output voltage as

$$
\begin{equation*}
r_{v}=\frac{2 \Delta v}{V} \tag{5.28}
\end{equation*}
$$

## 5.3.b. Mathematical description of the capacitor current waveform

As it was justified in Ref. B, Section 2.5, the capacitor current is identical with the alternating component of the inductor current. It therefore has the same triangular form and the same amplitude of $\Delta i_{\mathrm{L}}$ (see Fig. 2.26 in Ref. B). According to Eq. (2.26) in Ref. B, its positive portion corresponds to the rising portion of the voltage while its negative one, for the falling portion of the voltage.

Let us consider the time interval where the capacitor current is positive. As shown in Fig. 2.26 in Ref. B, its duration is half the $T_{\mathrm{s}}$ period. According to Fig. 2.26 in Ref. B, this positive $i_{c}$ current I first linearly rising up to the value of $\Delta i_{\mathrm{L}}$ over the second half of the $D T_{\mathrm{s}}$ interval, so for a duration of $D T_{\mathrm{s}} / 2$. If we assume for simplicity that the time coordinate of $t=0$ corresponds to the zero of the current, then this rising process is described by:

$$
\begin{equation*}
i_{\mathrm{C}}=\frac{\Delta i_{\mathrm{L}}}{D T_{\mathrm{s}} / 2} t=\frac{2 \Delta i_{\mathrm{L}}}{D T_{\mathrm{s}}} t=m_{1} t \tag{5.29}
\end{equation*}
$$

To simplify the formula,

$$
\begin{equation*}
m_{1}=\frac{2 \Delta i_{\mathrm{L}}}{D T_{\mathrm{s}}} \tag{5.30}
\end{equation*}
$$

By analogy, the linear fall of the current from $\Delta i_{\mathrm{L}}$ down to zero over the first half of the $D^{\prime} T_{\mathrm{s}}$ interval, so for a duration of $D^{\prime} T_{s} / 2$, is described by the function:

$$
\begin{equation*}
i_{\mathrm{C}}=\Delta i_{\mathrm{L}}-\frac{\Delta i_{\mathrm{L}}}{D^{\prime} T_{\mathrm{s}} / 2} t=\Delta i_{\mathrm{L}}-\frac{2 \Delta i_{\mathrm{L}}}{D^{\prime} T_{\mathrm{s}}} t=b_{2}-m_{2} t \tag{5.31}
\end{equation*}
$$

where, to simplify the formula,

$$
\begin{equation*}
m_{2}=\frac{2 \Delta i_{\mathrm{L}}}{D^{\prime} T_{\mathrm{s}}} ; b_{2}=\Delta i_{\mathrm{L}} \tag{5.32}
\end{equation*}
$$

## 5.3.c. Capacitor rms current

The capacitor current contains no direct component, so its average value is zero. However, this is not true for its rms value, which can be determined by applying the mathematical description obtained in Section 5.3.b.

According to the definition of the rms value,

$$
\begin{equation*}
I_{\mathrm{C}(\mathrm{mms})}=\sqrt{\frac{1}{T_{\mathrm{s}}} \int_{T_{\mathrm{s}}} i_{\mathrm{C}}^{2} \mathrm{~d} t} \tag{5.33}
\end{equation*}
$$

Note that the waveform of $i_{c}$ is symmetrical with respect to the time axis. Thus, due to the current being elevated to an even power, the value of the integral over the negative half-period of the current is equal to its value over the positive half-period. The latter has already been considered in Section 5.3.b where it has been divided into two intervals whose durations were $D T_{\mathrm{s}} / 2$ and $D^{\prime} T_{\mathrm{s}} / 2$. The same approach can be taken now, with the result being multiplied by two:

$$
\begin{equation*}
I_{\mathrm{C}(\mathrm{rms})}=\sqrt{2 \frac{1}{T_{\mathrm{s}}}\left(\int_{D T_{\mathrm{s}} / 2} i_{\mathrm{C}}^{2} \mathrm{~d} t+\int_{D, T_{\mathrm{s}} / 2} i_{\mathrm{C}}^{2} \mathrm{~d} t\right)} \tag{5.34}
\end{equation*}
$$

The integral over the first interval is:

$$
\begin{equation*}
\int_{D T_{\mathrm{s}} / 2} i_{\mathrm{C}}^{2} \mathrm{~d} t=\int_{0}^{D T_{/ 2} / 2} m_{1}^{2} t^{2} \mathrm{~d} t=\left[\frac{1}{3} m_{1}^{2} t^{3}\right]_{0}^{D T_{/} / 2}=\frac{1}{3}\left(\frac{2 \Delta i_{\mathrm{L}}}{D T_{\mathrm{s}}}\right)^{2}\left(\frac{D T_{\mathrm{s}}}{2}\right)^{3}=\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D T_{\mathrm{s}}}{6} \tag{5.35}
\end{equation*}
$$

while over the second one, it is:

$$
\begin{align*}
\int_{D T_{s} / 2} i_{\mathrm{C}} \mathrm{~d} t & =\int_{0}^{D^{\prime} T_{1} / 2}\left(b_{2}-m_{2} t\right)^{2} \mathrm{~d} t=\int_{0}^{D^{\prime} T_{\mathrm{s}} / 2}\left(b_{2}^{2}-2 b_{2} m_{2} t+m_{2}^{2} t^{2}\right) \mathrm{d} t=\left[b_{2}^{2} t-2 b_{2} m_{2} \cdot \frac{1}{2} t^{2}+m_{2}^{2} \cdot \frac{1}{3} t^{3}\right]_{0}^{D^{\prime} T_{\mathrm{s}} / 2}= \\
& =\left(\Delta i_{\mathrm{L}}\right)^{2} \frac{D^{\prime} T_{\mathrm{s}}}{2}-\Delta i_{\mathrm{L}} \frac{2 \Delta i_{\mathrm{L}}}{D^{\prime} T_{\mathrm{s}}}\left(\frac{D^{\prime} T_{\mathrm{s}}}{2}\right)^{2}+\frac{1}{3}\left(\frac{2 \Delta i_{\mathrm{L}}}{D^{\prime} T_{\mathrm{s}}}\right)^{2}\left(\frac{D^{\prime} T_{\mathrm{s}}}{2}\right)^{3}=  \tag{5.36}\\
& =\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D^{\prime} T_{\mathrm{s}}}{2}-\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D^{\prime} T_{\mathrm{s}}}{2}+\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D^{\prime} T_{\mathrm{s}}}{6}=\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D^{\prime} T_{\mathrm{s}}}{6}
\end{align*}
$$

After adding up the two,

$$
\begin{align*}
I_{\mathrm{C}(\mathrm{~ms})} & =\sqrt{2 \frac{1}{T_{\mathrm{s}}}\left[\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D T_{\mathrm{s}}}{6}+\frac{\left(\Delta i_{\mathrm{L}}\right)^{2} D^{\prime} T_{\mathrm{s}}}{6}\right]}=\sqrt{\frac{2\left(\Delta i_{\mathrm{L}}\right)^{2} T_{\mathrm{s}}}{6 T_{\mathrm{s}}} \cdot\left(D+D^{\prime}\right)}=\sqrt{\frac{\left(\Delta i_{\mathrm{L}}\right)^{2}}{12} \cdot 1}=  \tag{5.37}\\
& =\frac{\Delta i_{\mathrm{L}}}{\sqrt{3}}=\frac{r_{i} I_{\mathrm{L}(0)}}{\sqrt{3}}=I \frac{r_{i}}{\sqrt{3}}
\end{align*}
$$

### 5.4. Electrical quantities at the converter's input

## 5.4.a. Input current

To determine the input power in order to analyse the circuit in respect of energy conversion, we will need to know the direct component of the input current $i_{g}$. As it can be seen in Fig. 12, and in Fig. 2.8 in Ref. B, this current is equal to the inductor current $i_{\mathrm{L}}$ over the sub-interval 1 and zero over the sub-interval 2 ; hence, by definition of the average value,

$$
\begin{equation*}
I_{\mathrm{g}(0)}=i_{\mathrm{g}(\mathrm{av})}=\frac{1}{T_{\mathrm{s}}} \int_{D T_{\mathrm{s}}} i_{\mathrm{g}} \mathrm{~d} t=\frac{1}{T_{\mathrm{s}}}\left(\int_{D T_{\mathrm{s}}} i_{\mathrm{L}} \mathrm{~d} t+\int_{(1-D) T_{\mathrm{s}}} 0 \mathrm{~d} t\right)=\frac{1}{T_{\mathrm{s}}} \int_{D T_{\mathrm{s}}} i_{\mathrm{L}} \mathrm{~d} t \tag{5.38}
\end{equation*}
$$

Let us mathematically transform the result obtained:

$$
\begin{equation*}
I_{\mathrm{g}(0)}=D \times \frac{1}{D T_{\mathrm{s}}} \int_{D T_{\mathrm{s}}} i_{\mathrm{L}} \mathrm{~d} t \tag{5.39}
\end{equation*}
$$

The expression after the multiplication sign is by definition the average value of the inductor current $i_{\mathrm{L}}$ over the time interval $D T_{\mathrm{s}}$, i.e. the transistor's on state duration. This current's waveform is triangular (see Fig. 2.10 in Ref. B), so it consists of two sections of linear rise or fall. It is easy to show (either by simple reasoning or formally by integration) that the average value of such a waveform is simply equal to the average of the peak and valley values, and that it applies equally to the entire period and to either interval separately. Thus, the average over the $D T_{\mathrm{s}}$ sub-interval can be replaced by the average value over the entire period $i_{\mathrm{L}(\mathrm{av})}$, or the direct component $I_{\mathrm{L}(0)}$ :

$$
\begin{equation*}
I_{\mathrm{g}(0)}=D i_{\mathrm{L}(\mathrm{av})}=D I_{\mathrm{L}(0)}=D I \tag{5.40}
\end{equation*}
$$

Using (5.21), we finally obtain:

$$
\begin{equation*}
I_{\mathrm{g}(0)}=D I=D \frac{V}{R} \tag{5.41}
\end{equation*}
$$

Thus, in the buck converter, the input current is less than the output current (load) by the same ratio as the output voltage is less than the input voltage [see Eq. (2.24) in Ref. B]. Taking into account (2.24) from Ref. B, the above equation may be converted to a form dependent on the input voltage:

$$
\begin{equation*}
I_{\mathrm{g}(0)}=D^{2} \frac{V_{\mathrm{g}}}{R} \tag{5.42}
\end{equation*}
$$

The resulting theoretical expression will be useful when carrying out the exercise for checking if the system is not drawing too much current, which would indicate an error or malfunction. Then, the knowledge of the theoretical input current will be needed also for the circuit from which the discussion was started, i.e. the one without passive components (Ref. B of Manual 0). In this case, the input current $i_{\mathrm{g}}$ equals the output current $I$ over the sub-interval 1 and zero over the sub-interval 2 (cf. Fig. 1.8 in Ref. B of Manual 0). Thus, its direct component is

$$
\begin{equation*}
I_{\mathrm{g}(0)}=i_{\mathrm{g}(\mathrm{av})}=\frac{1}{T_{\mathrm{s}}} \int_{D T_{\mathrm{s}}} i_{\mathrm{g}} \mathrm{~d} t=\frac{1}{T_{\mathrm{s}}} \cdot\left(\int_{D T_{\mathrm{s}}} i \mathrm{~d} t+\int_{(1-D) T_{\mathrm{s}}} 0 \mathrm{~d} t\right)=\frac{1}{T_{\mathrm{s}}} \cdot\left(\int_{D T_{\mathrm{s}}} \frac{V_{\mathrm{g}}}{R} \mathrm{~d} t+0\right)=\frac{1}{T_{\mathrm{s}}} \cdot \frac{V_{\mathrm{g}}}{R} D T_{\mathrm{s}}=D \frac{V_{\mathrm{g}}}{R} \tag{5.43}
\end{equation*}
$$

A comparison of this result with (5.42) leads to the observation that for $D<1$, the direct component of the input current is higher when there is no filter in the circuit. It can be easily
demonstrated that this results from the fact that the active output power in either case is also different, despite the same average value of the output voltage. Depending on the waveform-pulse wave without a filter, constant with a filter-this voltage has different rms values which is what active power depends on.

## 5.4.b. Input capacitor current waveform

Until now, we considered the input of the converter to be connected to an ideal voltage source with ideal wires. This assumption is not legitimate in reality due to a non-zero output resistance of the source and non-zero impedances of the wires. The time-varying input current $i_{\mathrm{g}}$ induces timevarying voltage drops across these resistance and impedances, which in turn causes a ripple in the input voltage $v_{\mathrm{g}}$.

The ripple of the input voltage can be minimised with a second capacitor, connected in parallel with the input and physically located close to the terminals of the transistor and the diode. The converter's input circuit for this case is presented in Fig. 14, where $\mathrm{Z}_{\mathrm{s}}$ represents an equivalent impedance of the source and the connections. The input capacitor will operate similar to the output one analysed in Section 5.2.


Fig. 14. Buck converter input circuit including the impedance of the source and an input capacitor

Calculations can be considerably simplified if it is assumed that the ripple of the inductor current is negligible. In such a case, the instantaneous value of this current equals its direct component, thus the load current:

$$
\begin{equation*}
i_{\mathrm{L}}=I_{\mathrm{L}(0)}+i_{\mathrm{L}(\mathrm{a})} \approx I_{\mathrm{L}(0)}=I \tag{5.44}
\end{equation*}
$$

Under this assumption, the current of the transistor $i_{\mathrm{T}}$ is $I$ when this transistor is on (over the $D T_{\mathrm{s}}$ interval), while it is zero when this transistor is off (over the $D^{\prime} T_{\mathrm{s}}$ interval).

Currents will add in the input node is they do in the output one. By analogy, assuming that the input capacitor $C_{i}$ is ideal and has an infinite capacitance, it will supply the entire alternating component $i_{T(a)}$ of the transistor current. If current directions are marked according to the convention, i.e. the $i_{\mathrm{T}(\mathrm{a})}$ component identical to the total current $i_{\mathrm{T}}$ and the capacitor current $i_{\mathrm{Ci}}$ opposite to its voltage $v_{\mathrm{g}}$ (Fig. 14), this can be expressed with

$$
\begin{equation*}
i_{\mathrm{T}(\mathrm{a})}=-i_{\mathrm{Ci}} \tag{5.45}
\end{equation*}
$$

On the other hand, as the direct component of the capacitor current must be zero (see Ref. B, Section 2.2), then the input current equals the direct component of the transistor current:

$$
\begin{equation*}
i_{\mathrm{g}}=I_{\mathrm{T}(0)} \tag{5.46}
\end{equation*}
$$

Thus, the equation of the input node is:

$$
\begin{equation*}
i_{\mathrm{T}}=I_{\mathrm{T}(0)}+i_{\mathrm{T}(\mathrm{a})}=i_{\mathrm{g}}-i_{\mathrm{Ci}} \tag{5.47}
\end{equation*}
$$

Considering the above and Eq. (5.41), the capacitor current is:

$$
\begin{equation*}
i_{\mathrm{Ci}}=i_{\mathrm{g}}-i_{\mathrm{T}}=I_{\mathrm{T}(0)}-i_{\mathrm{T}}=D I-i_{\mathrm{T}} \tag{5.48}
\end{equation*}
$$

It will therefore take values as follows:

$$
i_{\mathrm{Ci}}= \begin{cases}D I-I=(D-1) I & \text { over the } D T_{\mathrm{s}} \text { interval }  \tag{5.49}\\ D I-0=D I & \text { over the } D^{\prime} T_{\mathrm{s}} \text { interval }\end{cases}
$$

Note that the former value is negative as $D<1$, which corresponds to the capacitor being discharged. On the other hand, the latter is positive as $D>0$. This is in line with the operating principle of the circuit. When the transistor is on (the $D T_{\mathrm{s}}$ interval), the capacitor is an additional supply source for the converter, so its current flows opposite to the $i_{C i}$ arrow in Fig. 14. On the other hand, when the transistor is off (the $D^{\prime} T_{\mathrm{s}}$ interval), the capacitor is charged from the source.

## 5.4.c. Input capacitor voltage ripple and rms current

The ripple of the input voltage can be related to the circuit's operating conditions and to the input capacitor's capacitance similar to the approach taken in Section 5.2 of Ref. B. The capacitor is being charged, so its voltage is rising, over the $D^{\prime} T_{\mathrm{s}}$ interval. Hence, from the capacitor equation, the voltage change is:

$$
\begin{equation*}
\Delta v_{\mathrm{g}}=\Delta u_{\mathrm{Ci}}=\frac{\int i_{\mathrm{Ci}} \mathrm{~d} t}{C_{\mathrm{i}}}=\frac{1}{C_{\mathrm{i}}} \int_{D^{\prime} T_{\mathrm{s}}} D I \mathrm{~d} t=\frac{D I}{C_{\mathrm{i}}} \int_{D^{\prime} T_{\mathrm{s}}} \mathrm{~d} t=\frac{D D^{\prime} I T_{\mathrm{s}}}{C_{\mathrm{i}}}=\frac{D D^{\prime} I}{f_{\mathrm{s}} C_{\mathrm{i}}} \tag{5.50}
\end{equation*}
$$

The ripple factor of the input voltage is defined with:

$$
\begin{equation*}
r_{v g}=\frac{\Delta v_{\mathrm{g}}}{V_{\mathrm{g}}} \tag{5.51}
\end{equation*}
$$

It is easy to calculate the rms value of the input capacitor current if the assumption of a negligible ripple of the inductor current is maintained. Substituting (5.49) to the definition yields:

$$
\begin{align*}
I_{\mathrm{Ci}(\mathrm{rms})} & =\sqrt{\frac{1}{T_{\mathrm{s}} \int_{\mathrm{s}}} i_{\mathrm{Ci}}^{2} \mathrm{~d} t}=\sqrt{\frac{1}{T_{\mathrm{s}}}\left[\int_{D T_{\mathrm{s}}}(D-1)^{2} I^{2} \mathrm{~d} t+\int_{D^{T} T_{\mathrm{s}}} D^{2} I^{2} \mathrm{~d} t\right]}=  \tag{5.52}\\
& =\sqrt{\frac{1}{T_{\mathrm{s}}}\left[(D-1)^{2} I^{2} D T_{\mathrm{s}}+D^{2} I^{2}(1-D) T_{\mathrm{s}}\right]}=I \sqrt{(D-1)^{2} D+D^{2}(1-D)}
\end{align*}
$$

After rearranging, the final result is obtained as:

$$
\begin{equation*}
I_{\mathrm{Ci}(\mathrm{rms})}=I \sqrt{D-D^{2}}=I \sqrt{D D^{\prime}} \tag{5.53}
\end{equation*}
$$

### 5.5. Energy-based approach to converter analysis

## 5.5.a. Average input power

By definition of the average power, the average input power is:

$$
\begin{equation*}
P_{\mathrm{i}}=\frac{1}{T_{s}} \int_{T_{\mathrm{s}}} v_{\mathrm{g}} i_{\mathrm{g}} \mathrm{~d} t \tag{5.54}
\end{equation*}
$$

Assuming that the input capacitor properly fulfils its role (or, equivalently, that the supply source is ideal), the input voltage $V_{\mathrm{g}}$ can be treated as constant in time. Then,

$$
\begin{equation*}
P_{\mathrm{i}}=\frac{1}{T_{s}} \int_{T_{\mathrm{s}}} V_{\mathrm{g}} i_{\mathrm{g}} \mathrm{~d} t=V_{\mathrm{g}} \cdot \frac{1}{T_{s}} \int_{T_{\mathrm{s}}} i_{\mathrm{g}} \mathrm{~d} t=V_{\mathrm{g}} i_{\mathrm{g}(\mathrm{av})}=V_{\mathrm{g}} I_{\mathrm{g}(0)} \tag{5.55}
\end{equation*}
$$

Thus, the average input power is equal to the product of a constant input voltage and the direct component of an input current. Using (5.41), the input power can be related to the circuit's operating conditions, i.e. to the supply (the input voltage $V_{\mathrm{g}}$ ), the load (the output current $I$ ) and the control (the duty cycle $D$ ):

$$
\begin{equation*}
P_{\mathrm{i}}=D V_{\mathrm{g}} I \tag{5.56}
\end{equation*}
$$

If we further apply Eq. (2.3) from Ref. B, we obtain:

$$
\begin{equation*}
P_{\mathrm{i}}=D \frac{V}{D} I=V I=P_{\mathrm{o}} \tag{5.57}
\end{equation*}
$$

where $P_{\mathrm{o}}$ is the output power. This result proves the correctness of the calculations, as for a lossless converter-which has been the case under consideration until now-the average output power must equal the average input one.

However, this leads to the conclusion that the results obtained by now do not provide a full picture of a real circuit's operation. For a lossy circuit, the relationship (5.41) still holds and so does Eq. (5.56). On the other hand, formula (5.57) cannot be valid, because a difference appears between the input power and the output power, equal to the power loss in the converter. This discrepancy between the analysis and the reality has been introduced by Eq. (2.3) from Ref. B, which has been derived under the assumption that the switches are ideal. This means that they do not introduce any power loss, but also that no voltage drops occur across them.

## 5.5.b. Relation of voltage conversion ratio to efficiency

Producing a specific output voltage $V$ requires a current of $V / R$ to flow through the receiver and therefore to deliver to the output a specific power equal

$$
\begin{equation*}
P_{\mathrm{o}}=V I=\frac{V^{2}}{R} \tag{5.58}
\end{equation*}
$$

At an efficiency of $\eta<1$, a portion of the input power is lost in the converter and therefore does not reach the receiver. If so, then the output power is less; hence, by reversing the above formula to the form

$$
\begin{equation*}
V=\sqrt{P_{\mathrm{o}} R} \tag{5.59}
\end{equation*}
$$

we come to the conclusion that the output voltage will be less than expected.

To express the above relation quantitatively, one must refer to the energy equation of the converter, i.e. to the relationship between the active input and output power. It follows directly from the definition of efficiency:

$$
\begin{equation*}
P_{\mathrm{i}}=\frac{P_{\mathrm{o}}}{\eta} \tag{5.60}
\end{equation*}
$$

Assuming a constant input voltage, the active input power $P_{\mathrm{i}}$ is given by equation (5.55), while the output power is expressed with equation (5.58).The above equation can therefore expanded to

$$
\begin{equation*}
V_{\mathrm{g}} I_{\mathrm{g}(0)}=P_{\mathrm{i}}=\frac{P_{\mathrm{o}}}{\eta}=\frac{V I}{\eta} \tag{5.61}
\end{equation*}
$$

As we stated in Section 5.4.a, the input current is equal to the inductor current for the time the transistor is on, which is what we derived (5.40) from. That relationship is also valid for a lossy converter, as it was derived from Kirchhoff's current law applied to the node in which the semiconductor switch connects to the inductor; it must be always maintained, regardless of energy loss in the system. In turn, from Kirchhoff's current law for the output node and from the assumption of ideal filtration, we obtained (5.21). Both currents (the input and the output ones) can therefore be expressed through the direct component of the inductor current:

$$
\begin{equation*}
V_{\mathrm{g}} D I_{\mathrm{L}(0)}=\frac{V I_{\mathrm{L}(0)}}{\eta} \tag{5.62}
\end{equation*}
$$

Hence, after transformation, we obtain the voltage conversion ratio (denoted $M$ in Ref. B) as:

$$
\begin{equation*}
K_{U}=\frac{V}{V_{\mathrm{g}}}=\eta D \tag{5.63}
\end{equation*}
$$

By comparing the above result to the voltage conversion ratio for the ideal (lossless) converter (see Ref. B)

$$
\begin{equation*}
K_{U(\mathrm{id})}=D \tag{5.64}
\end{equation*}
$$

we find that the voltage conversion ratio for the real (lossy) buck converter is lower by a ratio equal to this converter's efficiency:

$$
\begin{equation*}
K_{U}=\eta K_{U(\mathrm{did})} \tag{5.65}
\end{equation*}
$$

In other words, if some specific voltage $V_{\mathrm{g}}$ is applied at the converter's input and a the transistor is controlled with a signal of a specific duty cycle $D$, then the output voltage obtained in a real buck converter will be less than that in an ideal converter by a ratio equal to the efficiency of the former.

## 5.5.c. The impact of power loss on the current input

Finally, let us return to the discussion started in Section 5.4.a. The result obtained there [equation (5.42)] can also be reached by means of energetic analysis, which is even simpler because by transforming (5.61), we directly get

$$
\begin{equation*}
I_{\mathrm{g}(0)}=\frac{P_{\mathrm{o}}}{\eta V_{\mathrm{g}}}=\frac{V}{V_{\mathrm{g}}} \frac{I}{\eta}=I \frac{K_{U}}{\eta} \tag{5.66}
\end{equation*}
$$

The obtained relationship is in fact a generalisation of equation (5.40), which can be seen when (5.63) is substituted into the latter. That equation is valid only for a specific topology: the buck converter. In contrast, the energy equation (5.61) and the relationship (5.66) are universal: true not
only for the real (lossy) buck converter but also in general for any DC converter. This is because the relationships used to derive them were not linked to any specific circuit topology, nor were they founded on the assumption of unit efficiency.

Formula (5.66) allows the designer to predict the input current necessary to convert the voltage at a given ratio $K_{U}$, at a given load $I$ and an assumed efficiency $\eta$. It tells that the direct component of the input current is:
$1^{\circ}$ proportional to the output current by a ratio inverse to the ratio of voltages $\left(I_{\mathrm{g}(0)} / I \propto V / V_{\mathrm{g}}\right)$,
$2^{\circ}$ inversely proportional to the converter efficiency (which is a number less than 1 so dividing by it means increasing the result).
Thus, the converter will draw a greater input current (meaning the direct component) for:
$1^{\circ}$ a higher output to input voltage ratio, which means that when a converter steps down the voltage, then the input current is less than the output current, and vice versa,
$2^{\circ}$ a less efficient inverter, which follows directly from the energy equation (5.61) because for a given input voltage $V_{\mathrm{g}}$, if efficiency $\eta$ is lower, then delivering a given output power $P_{\mathrm{o}}$ requires a greater input current to flow in order for the left-hand and the right-hand sides of the equation to match.

## 6. Pulse wave generator

### 6.1. Recommended reading

| Ref. | Textbook | Excerpt | Equivalent in the <br> Polish Manual | Complementary <br> Reading | Complements <br> in this Manual |
| :---: | :--- | :--- | :--- | :--- | :--- |
| D | $[19]$ | Monostable operation; <br> Astable operation | $6.1,6.2$ |  | 6.2 |

### 6.2. Modified configuration

## 6.2.a. Basic astable configuration using a potentiometer

In [19], formulae have been derived for the charge $t_{\mathrm{ch}}$ and discharge $t_{\mathrm{dch}}$ times in the case of astable operation:

$$
\begin{gather*}
t_{\mathrm{dch}}=0,693 \tau_{\mathrm{dch}}=0,693 R_{2} C  \tag{6.1}\\
t_{\mathrm{ch}}=0,693 \tau_{\mathrm{ch}}=0,693\left(R_{1}+R_{2}\right) C \tag{6.2}
\end{gather*}
$$

where $\tau_{\mathrm{ch}}$ and $\tau_{\mathrm{dch}}$ are the exponential charge and discharge time constants. These formulae, together with general relationships for pulse (or switching in the future) frequency $f_{\mathrm{p}}$ and duty cycle D,

$$
\begin{align*}
& f_{\mathrm{p}}=\frac{1}{T_{\mathrm{p}}}=\frac{1}{t_{\mathrm{ch}}+t_{\mathrm{dch}}}  \tag{6.3}\\
& D=\frac{t_{\mathrm{ch}}}{T_{\mathrm{p}}}=\frac{t_{\mathrm{ch}}}{t_{\mathrm{ch}}+t_{\mathrm{dch}}} \tag{6.4}
\end{align*}
$$

enabled deriving the final relationships that can be used in design:

$$
\begin{gather*}
f_{\mathrm{p}}=\frac{1}{0,693\left(R_{1}+2 R_{2}\right) C}  \tag{6.5}\\
D=\frac{R_{1}+R_{2}}{R_{1}+2 R_{2}} \tag{6.6}
\end{gather*}
$$

It is self-evident to change the $D$ ratio using a potentiometer, such as $R_{2}$ in Fig. 17. In such a case, $R_{1}$ and $R_{2}$ represent the currently set resistances of the first and second sections of the potentiometer, and their sum is always constant and equals the potentiometer total resistance:

$$
\begin{equation*}
R_{1}+R_{2}=R_{\mathrm{p}}=\text { const } \tag{6.7}
\end{equation*}
$$

which follows from the mechanical design of this component. Let us denote the current potentiometer's division ratio with $k$,

$$
\begin{equation*}
k=\frac{R_{1}}{R_{1}+R_{2}}=\frac{R_{1}}{R_{\mathrm{p}}} \tag{6.8}
\end{equation*}
$$

Then,

$$
\begin{gather*}
D=\frac{2 k-1}{3 k-2}  \tag{6.9}\\
f_{\mathrm{p}}=\frac{1}{0,693(3 k-2)\left(R_{1}+R_{2}\right) C}=\frac{1}{0,693(3 k-2) R_{\mathrm{p}} C} \tag{6.10}
\end{gather*}
$$

## 6.2.b. Improved astable configuration

An analysis of the relationships (6.9) and (6.10) leads to the conclusion that the basic astable circuit has three considerable drawbacks:
(1) the frequency is dependent on the current potentiometer wiper position,
(2) the duty cycle is a non-linear function of the wiper position,
(3) it is only possible to obtain $D$ values from the $(0,5 ; 1)$ range.

It can be easily stated that the cause for the above problems is that the capacitor is discharged through only one of the resistors while it is charged through both. These drawbacks can be eliminated by inserting a diode in parallel to the bottom section of the potentiometer (see Fig. 15). Then, charging proceeds only through the $R_{1}$ resistor. Neglecting the voltage drop across the diode, we obtain

$$
\begin{equation*}
t_{\mathrm{ch}}=0,693 \tau_{\mathrm{ch}}=0,693 R_{1} C \tag{6.11}
\end{equation*}
$$

Discharge still proceeds in the same way, so equation (6.1) stays valid. Thus

$$
\begin{gather*}
D=k  \tag{6.12}\\
f_{\mathrm{p}}=\frac{1}{0,693\left(R_{1}+R_{2}\right) C}=\frac{1}{0,693 R_{\mathrm{p}} C}=\text { const } \tag{6.13}
\end{gather*}
$$

Square wave frequency therefore becomes invariant as it depends on the sum of $R_{1}$ and $R_{2}$ resistances that is constant and equals the potentiometer resistance $R_{\mathrm{p}}$.


Fig. 15. Schematic of the 555 timer integrated circuit showing the external component connections with the optional diode

Characteristics of a real circuit will differ from the above due to several factors such as non-zero and $k$-dependent voltage drops across a conducting diode and a conducting discharge transistor, or changes of the $U_{\mathrm{CC}}$ voltage following changes of the duty cycle.

## 6.2.c. Application circuit

The circuit analysed above basically corresponds to the one of Fig. 17 with the following provisions:

- the resistor $\mathrm{R}_{1}$ corresponds to the total resistance in the path of the charge current, thus of the resistor $\mathrm{R}_{1}$, the upper section of the potentiometer $\mathrm{R}_{2}$ and the resistor $\mathrm{R}_{3}$;
- the resistor $\mathrm{R}_{2}$ corresponds to the total resistance in the path of the discharge current, thus of the lower section of the potentiometer $\mathrm{R}_{2}$ and the resistor $\mathrm{R}_{3}$;
- the capacitor C is the capacitor $\mathrm{C}_{2}$.

The task of the $R_{1}$ and $R_{3}$ resistors is to limit the duty cycle $D$ so that the full range of $[0 ; 1]$ is not achieved. Operation in regions close to 0 or 1 would cause a hard to predict circuit behaviour. Due to the non-zero switching times of the semiconductor switch, there is some low value of $D$ for which the transistor stops to switch even though the driving pulse duty cycle is still greater than zero. By analogy, starting from some high value of $D$, the transistor will be constantly on even though the driving signal is not yet constant. Operation in some ranges (that cannot be precisely determined now) neighbouring 0 and 1 makes it therefore impossible to vary the lamp light intensity. Additionally, values of $D$ that are close to the above mentioned boundaries would normally cause an unstable circuit operation: changing light intensity, toggling between on and off, etc.

After applying the symbols of Fig. 17 to the formulae (6.1) and (6.11), we obtain:

$$
\begin{gather*}
t_{\mathrm{dch}}=0,693\left(R_{2 \mathrm{~d}}+R_{3}\right) C_{2}  \tag{6.14}\\
t_{\mathrm{ch}}=0,693\left(R_{1}+R_{2 \mathrm{~g}}+R_{3}\right) C_{2} \tag{6.15}
\end{gather*}
$$

where the upper section's resistance of the $R_{2}$ potentiometer has been denoted as $R_{2 g}$ and the lower section's one as $R_{2 \mathrm{~d}}$.

Substituting the above to the relationship (6.3), we get the formula for the rectangular waveform frequency in the designed circuit:

$$
\begin{equation*}
f_{\mathrm{p}}=\frac{1}{t_{\mathrm{ch}}+t_{\mathrm{dch}}}=\frac{1}{0,693\left(R_{1}+R_{2 \mathrm{~g}}+R_{3}\right) C_{2}+0,693\left(R_{2 \mathrm{~d}}+R_{3}\right) C_{2}} \tag{6.16}
\end{equation*}
$$

Considering that the sum of both potentiometer sections' resistances is constant and equals its total resistance $R_{4}$, the above can be simplified to the form of

$$
\begin{equation*}
f_{\mathrm{p}}=\frac{1}{0,693\left(R_{1}+R_{2}+2 R_{3}\right) C_{2}} \tag{6.17}
\end{equation*}
$$

Next, from (6.4) we obtain

$$
\begin{equation*}
D=\frac{t_{\mathrm{ch}}}{t_{\mathrm{ch}}+t_{\mathrm{dch}}}=\frac{0,693\left(R_{1}+R_{2 \mathrm{~g}}+R_{3}\right) C_{2}}{0,693\left(R_{1}+R_{2 \mathrm{~g}}+R_{3}\right) C_{2}+0,693\left(R_{2 \mathrm{~d}}+R_{3}\right) C_{2}}=\frac{R_{1}+R_{2 \mathrm{~g}}+R_{3}}{R_{1}+R_{2}+2 R_{3}} \tag{6.18}
\end{equation*}
$$

The minimum and the maximum duty cycle will be obtained by setting the potentiometer's wiper in either of its extreme positions. For the wiper in its extreme top (according to Fig. 17) position, we have $R_{2 \mathrm{~g}}=0$, so

$$
\begin{equation*}
D_{\min }=\frac{R_{1}+R_{3}}{R_{1}+R_{2}+2 R_{3}} \tag{6.19}
\end{equation*}
$$

Whereas for the extreme bottom position, $R_{2 \mathrm{~g}}=R_{2}$, so

$$
\begin{equation*}
D_{\max }=\frac{R_{1}+R_{2}+R_{3}}{R_{1}+R_{2}+2 R_{3}} \tag{6.20}
\end{equation*}
$$

## 6.2.d. Current consumption

In order to design the generator, we will additionally estimate the required supply current. For the logic part of the integrated circuit, current consumption is given in its data sheet. Still, the auxiliary circuit $\mathrm{R}_{1}-\mathrm{R}_{2}-\mathrm{C}$ together with the discharge transistor must be considered. The current drawn by this circuit is synonymous to the $\mathrm{R}_{1}$ resistor current $i_{\mathrm{R} 1}$.

During the capacitor charge phase, current decreases exponentially from a certain initial value down to zero. The initial, maximum current value equals initial voltage across the $\mathrm{R}_{1}$ resistor divided by its resistance; while it follows from the previous analysis that the voltage across the capacitor is $1 / 3 U_{\mathrm{CC}}$ at that moment. Thus,

$$
\begin{equation*}
i_{\mathrm{R} 1(\mathrm{ch})}(t=0)=\frac{U_{\mathrm{CC}}-\frac{1}{3} U_{\mathrm{CC}}}{R_{\mathrm{I}}}=\frac{2}{3} \frac{U_{\mathrm{CC}}}{R_{\mathrm{I}}} \tag{6.21}
\end{equation*}
$$

During the discharge phase, current is drawn from the supply only because of the DCH pin being shorted to ground by the transistor which is on. Thus, its value is (after neglecting the voltage drop across the transistor)

$$
\begin{equation*}
I_{\mathrm{R} 1(\mathrm{dch})}=\frac{U_{\mathrm{CC}}}{R_{1}} \tag{6.22}
\end{equation*}
$$

A maximum average value (over the $T_{\mathrm{p}}$ period) of the current drawn from the supply will therefore occur when the discharge phase duration is maximum which means $D=D_{\min }, R_{1}=R_{1(\mathrm{~min})}$. To avoid precise calculation of the average value of the current during the charge phase, we will overestimate it by assuming that it is constant. Then,

$$
\begin{equation*}
I_{\mathrm{R} 1(\mathrm{av}) \max } \approx\left(1-D_{\min }\right) \cdot \frac{U_{\mathrm{CC}}}{R_{1(\min )}}+D_{\min } \cdot \frac{2}{3} \frac{U_{\mathrm{CC}}}{R_{1(\mathrm{~min})}}=\left(1-\frac{D_{\min }}{3}\right) \cdot \frac{U_{\mathrm{CC}}}{R_{1(\min )}} \tag{6.23}
\end{equation*}
$$

where $R_{1(\min )}$ is the minimum value of the resistance $R_{1}$ that can occur in a given application circuit. In the practical circuit of Fig. 17, this occurs when the wiper of the potentiometer $R_{2}$ is in its extreme top position and equals $R_{1}$ because $R_{2 g}=0$ then.

Under the assumption that $D_{\min } / 3 \ll 1$, the above formula can be simplified to

$$
\begin{equation*}
I_{\mathrm{R} \mid(\mathrm{av}) \max } \approx \frac{U_{\mathrm{CC}}}{R_{l(\min )}} \tag{6.24}
\end{equation*}
$$

so using symbols of Fig. 17 it becomes

$$
\begin{equation*}
I_{\mathrm{R} 1(\mathrm{av}) \max } \approx \frac{U_{\mathrm{CC}}}{R_{1}} \tag{6.25}
\end{equation*}
$$

## 7. Thermal Phenomena in Semiconductor Devices

### 7.1. Recommended reading

| Ref. | Textbook | Excerpt | Equivalent in the Polish Manual | Complementary Reading | Complements in this Manual |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E | Moh | $\begin{aligned} & 29-1,29-2,29-2-1, \\ & 29-2-2,29-3,29-4, \\ & 29-4-1,29-4-2 \end{aligned}$ | $\begin{aligned} & \text { 7.1, 7.2, 8.2.c, 8.3.a,c, } \\ & 8.4 \end{aligned}$ | [14]* 7.1.1 (The power dissipation limit, Continuous power dissipation, Pulse power operation, Short pulse duration, Long pulse duration, Periodic rectangular pulse), 7.1.2 (Heat flow path, Thermal resistance calculations, Continuous operation, Intermittent operation) <br> [16] 5 |  |
| F | Ben | 2.1.4 | 7.3.a-d |  |  |

* Ref. [14] has already been published for Manual 5U.


## 8. VDMOS Safe Operation

### 8.1. Recommended reading

| Ref. | Textbook | Excerpt | Equivalent in the Polish Manual | Complementary Reading | Complements in this Manual |
| :---: | :---: | :---: | :---: | :---: | :---: |
| G* | Ben | 10.4 | $\begin{aligned} & \text { 7.3.e-f, 8.1, 8.2, } \\ & \text { 8.3.b, 8.4.b, 8.5.a-c } \end{aligned}$ | [14]** 1.2.1 (The Safe Operating Area), 1.2.7 (Introduction, Failure mechanism of a nonrugged Power MOS, Definition of ruggedness), 1.2.9 (Quick reference data, Limiting values, Static characteristics, Safe Operating Area, Calculating currents), [15] 1-4 [16] 1-3 |  |
| $\mathrm{H}^{* * *}$ | Ben | 6.2.4, 6.4, Fig. 6.6 | 7.3.e-f, 8.1.a, 8.2.d | [14] 2.1.2 (Safe Operating Area), Fig. 10 |  |
| I | Moh | 27-4 | 8.5.d | [17] 4 |  |

* Ref. G is found in the document already published as Refs. ABC for Manual 3P; the Fig. 3.19 referenced there is found in Ref. H for Manual 0.
${ }^{* *}$ Ref. [14] has already been published for Manual 5U.
*** Ref. H is found in the document already published as Refs. AB for Manual 5P.

Design

## 9. Electronic design

### 9.1. Practical circuit

## 9.1.a. Transistor drive

To obtain a complete converter circuit, the power circuit analysed in Chapter 5 must be coupled with the control circuit presented in Chapter 6. It should be however noted that that generator provides a voltage waveform referenced to the ground, while the MOSFET in Fig. 11d is driven with respect to another potential: the cathode of the diode D . This is because it is the gate-source voltage $u_{\mathrm{GS}}$ which is the controlling quantity for this transistor, but its source is not connected to the ground of the considered circuit. An even higher complexity results from the fact that this transistor's source potential is time-varying due to the periodical switching of the diode D. Fig. 2.8 in Ref. B shows that the magnitude of these variations is large: between approximately zero when the diode is on, and the input voltage $V_{\mathrm{g}}$ when the transistor is on.

The most universal solution to the above problem is to introduce a level shifter able to operate with a variable reference potential. Such a shifter can be assembled from discrete components, or a dedicated integrated gate driver can be used. However, the former approach would considerably increase the component count as well as make it necessary to commission and test an additional functional block, while the latter would significantly raise the circuit's cost.

For these reasons, the simplest solution has been chosen for the present exercise, based on Kirchhoff's current law in its cut-set formulation (stating that the sum of currents of all the branches belonging to any cut-set of a circuit is zero). A cut-set of the circuit presented in Fig. 11d is, for example, formed by the branch containing the MOSFET and the corresponding ground wire below as well as by the branch containing the inductor and its corresponding ground wire below. This means that the currents flowing in the return wires that make up the bottom side of the rectangle formed by the circuit's schematic are identical to the currents flowing through the corresponding components that make up the upper side of this rectangle.

Consequently, exchanging these components and their corresponding return wires will not modify the circuit's operation in any way (as long as an ideal circuit is considered). A schematic of the buck converter after such an exchange is done is presented in Fig. 16.


Fig. 16. Modified buck converter circuit schematic with transistor drive referenced to the ground of the source

The modified circuit has a significant limitation: it cannot be used with loads that need to be supplied with respect to the negative terminal of the source $\mathrm{V}_{\mathrm{g}}$. This is because the modification introduced resulted in a separation of the input and output grounds (understood here as the respective negative terminals). The requirement of a common ground concerns, e.g., any appliances composed of several modules where some part of them is supplied with the voltage $V_{\mathrm{g}}$ while some, with the voltage $V$, and different modules have to communicate with each other. On the other hand, if the load is autonomous and does not use wired communication with its environment, then using the circuit variant with the ground-referenced transistor drive is both possible and advantageous thanks to its simplicity. Such applications include light sources and wireless sensors among others.

## 9.1.b. Detailed practical schematic diagram and functional blocks

The ultimate electrical schematic of the complete circuit, including the source and the load, is presented in Fig. 17. The standard subscripts "i" and "o" indicate input and output quantities, respectively, instead of " $g$ " and blank subscript used throughout Ref. B and Chapter 5 of this manual. The portion between the dashed lines will be the object of design and assembly in this exercise.

The complete converter is composed of the following functional blocks.

1. Input filter: the capacitor $\mathrm{C}_{1}$.

Its role is to provide a constant supply voltage as well as to eliminate the influence of resistances and inductances of the wires connecting the supply source to the converter's input. An electrolytic capacitor will be used due to the large capacitance required for this purpose.
2. Control block: pulse wave generator based on the integrated circuit $U_{1}$ and the potentiometer $\mathrm{R}_{2}$.
The NE555 generates a pulse wave of some frequency and duty cycle. Both these parameters result from the capacitance of the capacitor $\mathrm{C}_{2}$, the constant resistances of $R_{1}$ and $R_{3}$ as well as from a present setting of the potentiometer $R_{2}$. The diode $D_{1}$ has been added to make the waveform frequency independent of the potentiometer's setting. Due to the high stability of capacitance required (e.g. with respect to temperature), a monolithic capacitor will be applied. The operation of this generator for the configuration used has been analysed in detail in Sub-chapter 6.2.
The capacitors $C_{3}$ and $C_{4}$ are used to de-couple the control circuit, i.e. to minimise any external influence on the operation of the NE555. In the circuit under consideration, their principal task is to prevent high-frequency disturbances generated in the power block as a result of the transistor's switching from interfering with the operation of the control block. This goal is achieved by filtering the supply voltage of the integrated circuit (VCC pin,
capacitor $\mathrm{C}_{3}$ ) as well as of its internal voltage reference (CTL pin, capacitor $\mathrm{C}_{4}$ ). Due to low capacitances and their wide tolerances allowed but still a low parasitic inductance required, standard ceramic capacitors will be used.

At the same time, the NE555 fulfils the role of a gate driver for the MOSFET, making it possible to supply a required change in a sufficiently short time. It should be recalled that just generating a voltage at the output of a generator is not enough to turn on a MOSFET; in addition, a sufficient current flow must be enabled to charge the transistor's input capacitance to reach the required voltage level between its gate and source terminals, or to discharge this capacitance to turn off the transistor. Thanks to its bipolar structure, the variant of the NE555 used enables a sufficiently high current to be sourced or sunk at its output (OUT pin) for this purpose.

The control circuit is completed with the resistor $\mathrm{R}_{4}$ which sets the value of the gate current and thus, the switching speed of the transistor.
3. Power block, where the control signal (here, $u_{\mathrm{g}}$ ) is translated into specific actions resulting in appropriate changes in the load loop (here, the switching of the current of the inductor $L_{1}$ ).
The actuator that performs the above function is the SPDT switch composed of the MOSFET $Q_{1}$ (in the low-side switch configuration) and the diode $\mathrm{D}_{2}$. The electrolytic capacitor $\mathrm{C}_{5}$ filters the output voltage, ensuring that it stays constant over every switching period of the converter. The choke (inductor) $L_{1}$ ensures the continuity of the current flow and at the same time supports the capacitor $\mathrm{C}_{1}$ in its output filter role (which filter may therefore be considered an LC one). Due to the high inductance required for this purpose, a component with a magnetic core must be used.


Fig. 17. Complete electrical schematic of the buck converter including its control circuit

## 9.1.c. Gate-source resistor

Due to its being connected to the gate, the resistor $\mathrm{R}_{5}$ is part of the control block. This component minimises the effect of disturbances on the MOSFET's operation. Such disturbances come in from the power loop through this transistor's parasitic capacitance $\mathrm{C}_{\mathrm{GD}}$ and may lead to its undesirable turn-on or turn-off as a result of an excessive voltage rise or fall between its gate and
source. When a resistor is inserted with a sufficiently low impedance (lower than that of the parasitic capacitance $\mathrm{C}_{\mathrm{GS}}$ ), any additional charge related to the propagation of disturbances will be brought to the ground through this resistor instead of being accumulated in CGS and thus increasing the $u_{\mathrm{GS}}$ voltage.

A second task of the resistor $R_{5}$ is to prevent the transistor from turning on undesirably should the drain circuit be supplied when no gate drive is present (as a result of e.g. a gate driver failure or a circuit continuity interruption). In such a case, the high UDS voltage would become divided by the divider formed by the parasitic capacitances $C_{G D}$ and $C_{G S}$. Consequently, a non-zero $u_{G S}$ voltage would emerge, which could turn on the transistor in an uncontrolled way, which in turn could lead to its being destroyed as a result of excessive power dissipation.

It should be noted that the presence of the resistor $\mathrm{R}_{5}$ decreases the magnitude of the gate-source voltage $u_{\mathrm{GS}}$ as compared to the generator voltage $u_{\mathrm{g}}$. This is because the $u_{\mathrm{g}}$ voltage is divided by the resistive divider formed by $\mathrm{R}_{4}$ and $\mathrm{R}_{5}$.

## 10.Printed Circuit Board Design

### 10.1. General assumptions

## 10.1.a. Electrical connection schematic of the board

Figure 17 contains components that do not belong to the converter (the source, the load). On the other hand, some additional components are not represented there that will have to be included in the real circuit for practical reasons.

The ultimate schematic with the complete set of components that will be found on the circuit's board is presented in Fig. 19 (p. 63). In comparison to Fig. 17, the following changes have been introduced there:

- the supply source has been omitted as it does not belong to the converter; instead, a connector (terminal block) $\mathrm{J}_{1}$ has been provided to connect the input voltage brought from this power supply $U_{\mathrm{i}}$;
- the load has been omitted as it does not belong to the converter and will be external to the board; instead, a connector (terminal block) $\mathrm{J}_{2}$ has been provided to connect a load;
- the terminals of the potentiometer $\mathrm{R}_{2}$ have been distinguished to emphasize that this component can be located outside the board, connected with three separate wires;
- a heat sink $\mathrm{HS}_{1}$ has been added that can be necessary for the transistor $\mathrm{Q}_{1}$;
- measurement points have been provided to connect voltage probes: $\mathrm{P}_{1}$ for their ground clips and $\mathrm{P}_{2}$ for the continuous measurement of the $u_{G S}$ voltage which will serve as a synchronising signal for the oscilloscope; at these locations, a bare wire of an appropriate length will be soldered to a track on the board;
- measurement wires $W_{1}$ to $W_{3}$ have been provided to clamp a current probe to measure diode, transistor and inductor currents; at these locations, an insulated wire of an appropriate length will be soldered between two tracks on the board.
The ultimate component list is contained in Table 2 (p. 64). The following data are provided there:
- component symbol according to Figs. 17 and 19,
- component kind,
- component type, value or other parameters,
- case type or its parameters,
- reference to case picture,
- sketch of case footprint with a basic arrangement of component leads on a universal board (where white squares represent soldering holes and pads),
- lead spacing (a minimum and a maximum one are given where leads can be bent or cut); the numbers between parentheses indicate absolute minimum values.


## 10.1.b. Universal printed circuit board used

In the present exercise, a UM-8 universal prototyping printed circuit board may be used (see Sub-chapter 2.1). Its picture has already been shown in Fig. 2 (p. 12). A simplified layout of traces soldering pads is shown in Fig. 18. The pitch of this board is 2.5 mm and its dimensions are $70 \mathrm{~mm} \times 50 \mathrm{~mm}$.

The UM-8 board is has two possible variants. One of them has 10 full columns (i.e. where each vertical trace contains three soldering holes) in either half; whereas the second one has 11 such columns. Fig. 18 corresponds to the lower column number variant. Both versions are implemented in the worksheet used in this exercise.

The information about the board variant used in a given year is published on the course web page together with the worksheet description. In the case this information is missing at the start of the design process, it should be performed for the board with 10 full columns. This will enable realising the design without any problem independent of which variant is received later. In the case of the 11 -column variant, one should only remember not to use the two opposite columns closest to the board centre.


Fig. 18. A simplified image of conducting trace and solder pads layout for the UM-8 board with 10 full columns (squares with a black frame represent solder pads, while grey areas represent conducting traces)


Fig. 19. Complete electrical schematic of the circuit's board

Table 2. Required component list for assembling the circuit

|  | Component | Value <br> Type <br> Parameters | Case | Fig. $1^{1}$ | Sketch of case footprint and lead arrangement on the universal board | Lead spacing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitor, aluminium electrolytic | $\begin{aligned} & \hat{\geqslant} \mu \mathrm{F}, \widehat{\mathrm{~V}}, 仓 \mathrm{~mA}, \\ & 105^{\circ} \mathrm{C} \end{aligned}$ | Vertical cylindrical; depending on electrical parameters: $\min . \varnothing 5, R 2,0$ max. (see drawing) $\varnothing 8$, R 3,5 | d-1 |  | $1 r . .10 r$ |
| $\mathrm{C}_{2}$ | Capacitor, monolithic ceramic | 人) $\mu \mathrm{F}, 50 \mathrm{~V}$ |  | d-3 | .1   | (1r) $2 r \ldots 10 r$ |
| $\mathrm{C}_{3}$ | Capacitor, disc ceramic | $100 \mathrm{nF}, 50 \mathrm{~V}$ |  | d-4 | $\begin{array}{\|l\|l\|l\|l\|} \hline \hline .1 & & .2 & \\ \hline \end{array}$ | $1 r . .8 r$ |
| $\mathrm{C}_{4}$ | Capacitor, disc ceramic | $10 \mathrm{nF}, 50 \mathrm{~V}$ | As for $\mathrm{C}_{3}$ |  |  |  |
| $\mathrm{C}_{5}$ | Capacitor, aluminium electrolytic | $\begin{aligned} & \geqslant \mu \mathrm{F}, \widehat{\mathrm{~V}}, \stackrel{\mathrm{~mA}}{ } \\ & 105^{\circ} \mathrm{C} \end{aligned}$ | As for $\mathrm{C}_{1}$ |  |  |  |

Table 2. Required component list for assembling the circuit

|  | Component | Value <br> Type Parameters | Case | Fig. $1^{1}$ | Sketch of case footprint and lead arrangement on the universal board | Lead spacing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | Small-signal diode, fast switching | 1N4148 <br> $200 \mathrm{~mA}, 100 \mathrm{~V}, 8 \mathrm{~ns}$ | $\begin{aligned} & \text { DO-35 } \\ & \text { Horizontal mount } \end{aligned}$ | e-1 |  | $4 r \ldots 18 r$ |
|  |  |  | Vertical mount |  | $\begin{array}{\|l\|} \hline A \\ \hline \end{array}$ | $1 r . . .4 r$ |
| $\mathrm{D}_{2}$ | Power diode, Schottky | $\diamond \mathrm{A}, 仓 \mathrm{~V},<100 \mathrm{~ns}$ | min. DO-41, max. (rys.) DO-15 <br> Horizontal mount | e-2 |  | (4r) 5 r... $18 r$ |
|  |  |  | Vertical mount |  |  | $1 r . .4 r$ |
| $\mathrm{HS}_{1}$ | Heat-sink, moulded |  | U-shaped, for TO-220 case, max. $13,3 \mathrm{~mm} \times 9,6 \mathrm{~mm}$ |  |  | - |

Table 2. Required component list for assembling the circuit

| 0 <br>  <br> .0 <br> .0 <br> 0 <br> 0 | Component | Value <br> Type <br> Parameters | Case | Fig. $1^{1}$ | Sketch of case footprint and lead arrangement on the universal board | Lead spacing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{J}_{1} \\ & \mathrm{~J}_{2} \end{aligned}$ | Screw terminal block | 2-pin | Horizontal wire orientation; R 5,0 | k |  | $2 r$ |
| $\mathrm{L}_{1}$ | Power choke | $\leqslant \mu \mathrm{H}, \stackrel{\mathrm{A}}{ }$ | Vertical cylindrical; depending on electrical parameters: $\min . \varnothing 7,5, \mathrm{R} 3,0$ max. (see drawing) $\varnothing 12,5$, R 7,0 |  |  | (1r) $2 r \ldots 10 r$ |
| $\begin{aligned} & \mathrm{P}_{1} \\ & \mathrm{P}_{2} \end{aligned}$ | Measurement point |  |  | - | $\square$ | - |

Table 2．Required component list for assembling the circuit

|  | Component | Value <br> Type <br> Parameters | Case | Fig． $1^{1}$ | Sketch of case footprint and lead arrangement on the universal board | Lead spacing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Q}_{1}$ | Power transistor，MOSFET | $\hat{\geqslant} \mathrm{A}, \stackrel{\rightharpoonup}{\mathrm{~s}} \mathrm{~V}$ | TO－220 ${ }^{2}$ | g－3 |  | $2 \times 1 r^{3}$ |
| $\mathrm{R}_{1}$ | Resistor，carbon | 》 $\Omega,(0,125 \ldots 0,6) \mathrm{W}$ | Horizontal mount <br> Vertical mount | $\begin{aligned} & a-2 \\ & a-3 \\ & a-4 \end{aligned}$ |  | $5 r \ldots 20 r$ $1 r . . .4 r$ |
| $\mathrm{R}_{2}$ | Potentiometer，axial | 人 $\Omega$ ，linear | Mounted at the board＇s edge ${ }^{2}$ | c－1 |  | $2 \times 2 r$ |
|  |  |  | board |  | Connected to the board with three separate wires | Any |
| $\mathrm{R}_{3}$ | Resistor，carbon | 今 $\Omega,(0,125 \ldots 0,6) \mathrm{W}$ | As for $\mathrm{R}_{1}$ |  |  |  |

Table 2. Required component list for assembling the circuit

|  | Component | Value <br> Type Parameters | Case | Fig. $1^{1}$ | Sketch of case footprint and lead arrangement on the universal board | Lead spacing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{4}$ | Resistor, carbon | 今 $\Omega,(0,5 \ldots 1) \mathrm{W}$ |  | a-3 | As for $\mathrm{R}_{1}$ |  |
| $\mathrm{R}_{5}$ | Resistor, carbon | $\begin{aligned} & (10 \ldots 100) \mathrm{k} \Omega \\ & (0,125 \ldots .0,6) \mathrm{W} \end{aligned}$ | As for $\mathrm{R}_{1}$ |  |  |  |
| $\mathrm{U}_{1}$ | Integrated circuit, timer | NE555 | DIP-8 | h | Socket-mounted |  |
|  | Integrated circuit socket | Standard | DIP-8 | i-2 |  | X-axis: $3 \times 1 r$ <br> Y-axis: <br> $3 r$ |
| $\begin{aligned} & \mathrm{W}_{1} \\ & \mathrm{~W}_{2} \\ & \mathrm{~W}_{3} \end{aligned}$ | Measurement wire |  |  |  |  | $\underset{4}{(1 r)} \underset{4}{7 r \ldots 29 r}$ |

${ }^{1}$ The photograph depicts a case of an identical shape, but its dimensions can be different.
${ }^{2}$ The outer footprint corresponds to the case body located at 4 mm minimum above the board. It can be assumed that the area occupied of the board's surface corresponds to the inner footprint.
${ }^{3}$ Each lead can be bent forward or backward by $2 r$ maximum; the G lead can be bent to the left by $2 r$ maximum; the S lead can be bent to the right by $2 r$ maximum.
${ }^{4}$ With a distance of $16 \mathrm{~mm} \approx 7 r$, the current probe will fit between the mounting points of the wire ends. However, this wire can form a loop wider than the mounting points spacing which can be arbitrarily small then

### 10.2. The real character of electrical connections

## 10.2.a. Effect of physical connections on circuit operation

Apart from the changes enumerated above, the new schematic is different from the one of Fig. 17 in one important aspect. It takes into account (at its most important points) physical, and not abstract, electrical connections.

In an abstract schematic, we assume that each line symbolising an electrical connection is equipotential (an identical electrical potential appears along its entire length), so it represents a short-circuit. However, this is not true in real circuits, especially where high and fast varying currents are flowing. Each elementary section $\delta l$ of a conductor has some non-zero elementary resistance $\delta R$ and some elementary inductance $\delta L$. According to Ohm's law, a current flowing through such a conductor causes voltage drops to appear across these elementary resistances:

$$
\begin{equation*}
\delta u_{\mathrm{R}}=\delta R \cdot i \tag{10.1}
\end{equation*}
$$

while rapid variations of this current cause voltage drops to appear across the elementary inductances, according to the coil formula:

$$
\begin{equation*}
\delta u_{\mathrm{L}}=\delta L \cdot \frac{\mathrm{~d} i}{\mathrm{~d} t} \tag{10.2}
\end{equation*}
$$

In power electronic circuits we deal with both high currents $i$ and high rates of change $\mathrm{d} i / \mathrm{d} t$, so important voltage drops may arise in conductors.

Drops across resistances are usually not significant, so they do not have visible negative effects on the operation of circuit components. On the contrary, voltage drops across inductances do, because they reach high magnitudes as well as short rise and fall times. Distortions of this kind have the potential of interfering with the operation of integrated circuits and discrete semiconductor devices.

## 10.2.b. Representation in schematics

The schematic of Fig. 19 is abstract, too. However, it shows at its crucial points what requirements should be met by physical connections on the board. This involves the following aspects.

1. Conventionally, diagonal ends of abstract wires indicate the necessity of connecting physical wires, traces or leads directly to the given point.
2. Some wires, although equipotential as abstractions and apparently running (in the schematic) in parallel to each other, cannot be physically connected along their entire length. An example may be the wire leading downwards from the GND pin of the integrated circuit $\mathrm{U}_{1}$. Theoretically, it might be directly connected to the wire running at the bottom of the schematic which-as an abstraction-has the same potential (see Fig. 17). However, this bottom wire conducts the load current which has a high value as well as high rise and fall rates when the transistor $Q_{1}$ is switching. Thus, a fast varying voltage drop develops across this wire that would interfere with the operation of the integrated circuit, as the potential of the GND pin serves as the reference for all of the internal blocks of $U_{1}$. Any voltage rise or drop at this pin can lead e.g. to an erroneous comparator or latch action.
For the above reasons, the load current should be conducted in a loop separated (along its longest fragment possible) from the integrated circuit power supply loop. The GND pin should therefore not be inserted into the power loop, but directly connected to the capacitor $\mathrm{C}_{1}$ which stabilises the supply voltage.

## 10.2.c. Specific requirements for connections

Let us now point out the main requirements resulting from the abovementioned issues.

1. To reduce the level of disturbances generated in the high-current loop where high rates of change of currents occur, the associated stray inductance should be minimised. This loop (as marked with circles in Fig. 19) should therefore be the shortest possible.
2. To efficiently protect the drain from a potential rise above that of the positive end of the supply voltage ( $u_{\mathrm{i}}$ ), the terminals of the diode $\mathrm{D}_{2}$ should be mounted as close as possible to the Q1.D and C1.P pins and any connections involved should be the shortest possible.
3. To effectively carry any disturbance-related charge appearing at the gate off to the power supply ( $u_{\mathrm{i}}$ ) ground, the resistor $\mathrm{R}_{5}$ should be mounted as close as possible to the gate and source leads of the transistor $Q_{1}$.
4. To reduce the level of disturbances that can be harmful for the transistor's gate circuit and for the integrated circuit, the gate circuit loop (marked with triangles), where a high current flows with high rates of change, too, should have a minimum circumference and a minimum area enclosed, and possibly should have no fragment in common with the power loop. The diagonal line indicates the necessity of connecting U1.GND to Q1.S directly, i.e. of realising a connection that does not have any fragments in common with the power loop or with any other connections to the U1.GND pin.
5. To efficiently carry off any disturbance-related charge and not allow it to penetrate into the integrated circuit, the de-coupling capacitor $\mathrm{C}_{3}$ should be mounted as close as possible to the U1.VCC and U1.GND pins and any connections involved should be the shortest possible and should be realised without any additional wiring, using just the capacitor's leads.
6. Basically the same applies to the capacitor $\mathrm{C}_{4}$, although this one is not as critical as $\mathrm{C}_{3}$. To avoid complicating the schematic, the connection of this capacitor has not been marked graphically.
7. To ensure efficient input voltage stabilisation, the capacitor $\mathrm{C}_{1}$ should be mounted in such a way that the lines in and out are separated, i.e. that the diagonal sections drawn at different angles do not have any fragments in common.
8. To prevent any disturbances coming from the power loop from affecting the power supply of the logic part of the circuit (especially of the integrated circuit), the connections of the U1.VCC and U1.GND pins to the appropriate terminals of the capacitor $\mathrm{C}_{1}$ should have no fragments in common with the power loop.
9. To minimise the risk of the timer $U_{1}$ being interfered, any tracks connected to the fast varying and relatively high potential of the transistor's drain (Q1.D) should not be located in an immediate proximity of this integrated circuit.
The phrase "should not have any fragment in common" must always be understood as aiming towards an ideal. In reality, some common fragment will always exist, should it only be for the component's own leads; it is therefore the minimisation of the length of such a fragment that is aimed at.

The design rules presented and discussed in Section 2.1.b still apply, as well.

### 10.3. Design realisation

## 10.3.a. Approach and tools

Depending on the team's own skills, the board design may be realised:
(1) based on the universal prototyping printed circuit board described in Section 10.1.b; you should then follow the general rules presented in Section 2.1.b and the remarks given below;
(2) as a custom trace layout; in this case, the printed circuit board may be manufactured on your own or at the university using a dedicated milling machine (this requires, however, obeying an additional set of rules as well as considering a realisation time of about one week).

## Custom designs must keep the component designators from Fig. 19.

To facilitate the realisation and verification of any circuit assembled on the universal board, a component and connection layout of the board should be designed and checked before circuit assembly begins. For this purpose, the worksheet described in Sub-chapter 2.1 is provided which includes a macro for automated design checking.

Using the worksheet is not imperative. However, the teacher will not help finding errors in designs that have not been checked automatically beforehand.

The worksheet version for this laboratory contains:

- two sheets named $U M \_8 \_10$ and $U M_{-} 8 \_11$, where images of solder pads and conducting traces of the UM-8 universal board in its 10 and 11-column variants, respectively, have been introduced (Fig. 18, see information in Section 10.1.b),
- a sheet named Węzly schematu, where a description of connections between components consistent with the electrical schematic of Fig. 19, has been entered.
There is therefore no need to enter the above data on one's own. Instead, right after opening the worksheet, you should make a copy of the $U M \_8 \_10$ or the $U M \_8 \_11$ sheet, according to the board variant used (see Section 10.1.b), and change its name to Ptytka (exactly this one, with the Polish letter " l "; you do not have to create the board image as told in the worksheet description).


## 10.3.b. Physical limitations

Apart from requirements of an electrical origin listed in Section 10.2.c, the existence of a number of mechanical and geometrical limitations must be taken into account. Ignoring them in design may make it difficult or even impossible to commission the assembled circuit or to perform measurements on it. The most important limitations of this kind are as follows.

1. The connectors $\mathrm{J}_{1}$ and $\mathrm{J}_{2}$ must be so located and oriented that it is possible to connect wires there. It is therefore best to place them close to board edges. Connector inlets should not be blocked in any way by other components.
2. When the universal board design worksheet is used, sometimes reversing terminal numbering may be profitable for components whose structures are symmetrical. This applies to the connectors $\mathrm{J}_{1}$ and $\mathrm{J}_{2}$ as well as the potentiometer $\mathrm{R}_{2}$. For this purpose, it is sufficient to change terminal designations inside the appropriate soldering pads in the Ptytka sheet. It is not possible with other components, because the roles of their terminals are individual and strictly defined; this concerns the transistor $\mathrm{Q}_{1}$ and the integrated circuit $\mathrm{U}_{1}$.
3. The measurement wires $\mathrm{W}_{1}, \mathrm{~W}_{2}$ and $\mathrm{W}_{3}$ should enable a current probe to be connected. Due to the relatively large dimensions of this probe, it may be profitable to place these wires at the bottom side of the board (i.e. on the solder
side instead of on the component side). This will provide a high flexibility as to the placement of their terminals, thus eliminating limitations imposed by other components. These wires do not have to fit inside the board's outline.
4. The measurement point $P_{1}$ must enable two voltage probe grounds to be connected in a way ensuring that no undesirable short-circuit is created. It is therefore best to place it at an edge of the board.
The measurement points cannot be placed on the solder side. This is because they are not insulated, while on the solder side, conducting traces and a large number of soldered component leads are located, which might cause random short-circuits.
5. The measurement point $\mathrm{P}_{2}$ must enable a voltage probe tip to be connected. It must be therefore physically accessible.
6. The possibility of attaching a heat sink to the transistor must be provided. This heat sink would be mounted to the transistor's base while keeping the orientation shown in Table 2. It is therefore profitable to place the transistor close to an edge with its base facing the outside of the board.

## 10.3.c. Design for universal board assembly

When the universal board is used, circuit assembly will be simpler and faster if:
(1) factory-made traces are used to the maximum extent;
(2) the number of additional connecting wires is minimised;
(3) the number of interconnects between neighbouring traces to be realised with solder is minimised, as the board is covered with a mask layer counteracting the formation of such connects, or such connects can be realised by bending a lead of the closest component.

## Information

## 11.Required Knowledge

### 11.1. Prerequisites

- Principle of switch-mode control and ideal pulse wave parameters (Manual 0, Ref. E; Section 4.2)
- General operating principle of a buck converter (the complete circuit with a transistor, a diode, an inductor and an output capacitor): electrical schematic, switch operation, voltage and current waveforms, ripple factor (Ref. B; Sections 5.2 and 5.3)
- Operating principle of the 555 integrated timer in its astable mode: voltage waveforms, modified configuration (Ref. [19]; Section 6.2)
- MOSFET power loss: instantaneous power in the particular operating states, static and dynamic average power loss (Manual 3P, Refs. A and D; Manual 6P, Refs. A and B)
- Heat conduction: Fourier's law in its simplified form, thermal resistance, equivalent electrical schematic, component cooling using a heat sink (Ref. E)


### 11.2. Test scope

The problems below concern both Exercises 7 K and 3 U . The test problem for Exercise 7 K will be a computation or design (component selection) one; the problem for Exercise 3 U will be a theoretical or experimental (measurement results) one.

1. Switched-mode control: principle, ideal pulse wave parameters.
(Manual 0, Ref. E; Section 4.2)
2. Buck converter: schematics (including an abstract switch and including a semiconductor switch), SPDT switch and its operation, role of either passive
component; topology in either sub-interval of the switching period. Inductor, transistor and diode current and voltage waveforms related to the switch control signal, including characteristic values and their relation to circuit operating conditions (load current, input and output voltages, parameters of the pulse wave controlling the transistor: indicating them in plots, without detailed formulae). (Refs. B and C; Sections 5.2 and 5.3; report)
3. Numerical parameters of voltages and currents in a buck converter for its components (inductor, transistor, diode, output capacitor, input capacitor) as well as for the source and the load depending on power supply conditions (input voltage), load conditions (load current) and control conditions (frequency, duty cycle). Computations and their application in component selection using component technical data (knowledge of formulae other than resulting from item 2 is not required as they will be given; selecting a suitable formula and applying it is required)
(Ref. B; Sections 5.2, 5.3 and 5.4; report)
4. Voltage conversion ratio: definition, conversion characteristic for and ideal (lossless) buck converter (formula, plot). Average power loss in a MOSFET: static and dynamic components, on-state resistance, effect of temperature. Efficiency: definition, converter power loss formula, effect on voltage conversion ratio. Computations using component technical data and their application in power loss, efficiency and duty cycle prediction.
(Ref. B; Section 5.5; Manual 0, Ref. A; Manual 3P, Refs. A and D; Manual 6P, Refs. A and B; report)
5. Fourier's law of heat conduction (practical form as applied in electronic circuit design, simplified approach for high frequencies), junction temperature, thermal resistance (definition, unit). Heat flow path for a semiconductor device cooling system: equivalent electrical circuit: temperatures at characteristic points, thermal resistances for a cooling system with and without a heat sink. Computations using component technical data and their application in thermal safety assessment, thermal safety limits determination and heat sink selection.
(Ref. E; report)
6. Thermal breakdown: physical mechanism of thermal instability in a reverse-biased PN junction (in brief, without formulae), practical consequences for device safety; risk level and hazard causes for unipolar (MOSFET) and bipolar (BJT) devices (in brief, without details of physical phenomena).
(see Refs. F, G and H)
7. Avalanche breakdown: physical mechanism (in brief, without formulae), practical consequences for device safety. (see Ref. G [14], Section 1.2.7; Manual 0, Ref. L, Section 2.1.3)
When results included in your report are concerned, restrict to the qualitative aspect (mutual relationships and variation nature) disregarding the quantitative one (specific numerical values).

## 12.References

[1] Benda V., Gowar J., Grant D. A.: Power Semiconductor Devices: Theory and Applications. Wiley, 1999. ISBN 0-471-97644-X.
[2] Mohan N., Undeland T. M., Robbins W. P.: Power Electronics: Converters, Applications, and Design. 3rd Ed. Wiley, 2003. ISBN 0-471-22693-9.
[3] Erickson R. W., Maksimović D.: Fundamentals of Power Electronics. Second Edition. Springer, 2001. ISBN 0-792-37270-0.
[4] Rashid M. H. (ed.): Power Electronics Handbook. Academic Press, 2001. ISBN 0-12-581650-2.
[14] Power Semiconductor Applications. Philips Semiconductors, 1994.
[15] Power dissipation and its linear derating factor, silicon limited drain current and pulsed drain current in MOSFETs. Rev. 1. STMicroelectronics, June 2006. Application Note AN2385.
[16] Current Ratings of Power Semiconductors. International Rectifier. Application Note AN-949.
[17] The Do's and Don'ts of Using MOS-Gated Transistors. International Rectifier. Application Note AN-936.
[19] NE555/SA555/SE555 General Purpose Single Bipolar Timers. Data sheet. STMicroelectronics, June 2003.

